

# CONTROL DATA CYBER 170 MODELS 172/173/174 CENTRAL PROCESSOR UNIT

THEORY OF OPERATION DIAGRAMS

Volume 1 of 3

HARDWARE MAINTENANCE MANUAL

REVISION RECORD							
REVISION	DESCRIPTION						
` 01	Preliminary release.						
(4-75)							
02	Update to reflect S/N 101 approved ECO level at 6/27/75 as per Engineering Change Order 1445.						
(7-75)							
03	Update to reflect ECO 1364 (No change to this manual)						
(9-75)							
04	Update to reflect ECO 1353 (pak placement change)						
(9-75)							
05	Update to reflect ECO 1355 (Wire List change).						
(9-75)							
06	Update to reflect ECO 1386						
(9-75)							
07	Update to reflect ECO 1385.						
(9-75)							
- 08	Update to reflect ECO 1411.						
(9-75)							
09	Update to reflect ECO 1394.						
(9-75)							
. 10	Update to reflect ECO 1404.						
(9-75)							
11	Update to reflect ECO 1366 (D.P.D. 2-16)						
(10-75)							
12	Update to reflect ECO 1419.						
(11-75)							
13	Update to reflect ECO 1436.						
(11-75)							
14	Update to reflect ECO 1478.						
(12-75)							
15	Update to reflect ECO 1428.						
(12-75)							
16	Update to reflect ECO 1381 (Change to D.P.D. 2-13)						
(12-75)							
17	Update to reflect ECO 1480.						
(12-75)							
18	Update to reflect ECO 1400.						
(12-75)							
ublication No. 19981800							

### REVISION LETTERS I, O, Q AND X ARE NOT USED

© 1975, 1976, 1977

by Control Data Corporation

Printed in the United States of America

Address comments concerning this manual to:

Control Data Corporation Publications and Graphics Division 4201 North Lexington Avenue St. Paul, Minnesota 55112

or use Comment Sheet in the back of this manual.

	REVISION RECORD (CONT'D)
REVISION	DESCRIPTION
19	Update to reflect ECO/FCO PD 01481.
(4-76)	
20	Update to reflect ECO/FCO PD 01502.
(4-76)	
21	Update to reflect ECO/FCO PD 01516.
(4-76)	
22	Update to reflect ECO/FCO PD 01512.
(4-76)	
23	Update to reflect ECO/FCO PD 01479.
(4-76)	
24	Update to reflect ECO/FCO PD 01413.
(4-76)	
25	Update to reflect ECO/FCO PD 01518.
(4-76)	
26	Update to reflect ECO/FCO PD 01616.
(4-76)	
-27	Update to reflect ECO/FCO PD 01602.
(4-76)	
28	Update to reflect ECO/FCO PD 01601.
(4-76)	
A	Manual released.
(4-76)	
В	Update to reflect ECO/FCO PD 01420. List of effective pages added.
(7-76)	Pages affected: iia, iii, iv, v, vi, 5-1-5, 5-1-9, 5-1-11, 5-1-13,
· · · · · · · · · · · · · · · · · · ·	5-1-15, 5-2-3, 5-2-7, 5-2-11, 5-2-13, 5-2-15, 5-2-17, 5-2-29,
	5-2-31, 5-2-33, 5-2-37, 5-2-41, 5-2-43, 5-2-45, 5-2-57, 5-2-67,
	5-2-75, 5-2-93, 5-2-95, Comment Sheet.
C	Update to reflect ECO PD01640 (no textual change).
(8-76)	Pages affected: iia, iv, v, vi, Comment Sheet.
D	Update to reflect ECO PD01485.
(8-76)	Pages affected: iia, iv, v, vi, 5-1-4, 5-1-5, 5-1-11, 5-1-14, 5-1-15,
	5-2-3, 5-2-5, 5-2-17, 5-2-19, 5-2-23, 5-2-33, 5-2-51, 5-2-53,
	5-2-55, Comment Sheet.
E	Update to reflect ECO PD01703.
(9-76)	Pages affected: iia, iv, v, vi, Comment Sheet. (No textual change).
F	Update to reflect ECO P <b>D</b> 01704.
(9-76)	Pages affected: iia, iv, v, vi, 5-2-37, Comment Sheet
G	Update to reflect ECO PD01741.
(9-76)	Pages affected: iia, iv, v, vi, 5-1-11, 5-2-29, 5-2-41, 5-2-93, 5-2-95, Comment Sheet.
H	Update to reflect ECO PD 01748.
(11-76)	Pages affected: ii-a, iv, v, vi, viii, 5-2-37, Comment Sheet.
J	Update to reflect ECO PD01772 and to incorporate Model B differences.
(12-76)	Pages affected: ii-a, iv, v, vi, vii, 5-1-13, 5-1-15, 5-2-94, 5-2-95, Comment Sheet.
shlication N	
ublication No.	
19981800	

	REVISION RECORD (CONT'D)
REVISION	DESCRIPTION
K	Update to reflect ECO PD01780/CA37569. Pages affected: 11-b, iv, v, vi, 5-2-1, 5-2-3,
(12-76)	5-2-5, 5-2-7, 5-2-9, 5-2-11, 5-2-13, 5-2-37, 5-2-67, 5-2-69, 5-2-75, 5-2-81, 5-2-91,
	Comment Sheet.
L	Update to reflect FCO37692. Pages affected: ii, ii-b, iv, v/vi, 5-1-6, 5-1-9, 5-1-13, 5-2-3,
(3-30-77)	5-2-29, 5-2-41, 5-2-47, 5-2-73, Comment Sheet.
Publication No.	

# MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This sheet shows the latest manual revisions, ECOs/FCOs that have affected and been included in the revisions, and equipment level (series codes) covered by the revisions.

SHEET_1	_OF_2_	EQUIPMENT					
MANUAL REV	FCO OR ECO	AA107	AD103	AT253			
01 02	Prelim.	A02	A01	A01			
$\begin{bmatrix} 03 \\ 04 \\ 05 \end{bmatrix}$	PD01353 PD01355	A03			,		
06 07	PD01386 PD01385	A05 A06	A03				
08	PD01411	A07	A04				
09	PD1394	A04	A02				
10	PD01404	A08 A12	A05				
11	PD01366	A13 A14	A06				
12	PD01419	A15	A07				
13	PD01436	A16	A08				,
14	PD01478	A17 A18	A09				
15	PD1428	A19	A10				
16	PD01381	A23	A11	A02			
17	PD01480	A24 A26	A12				
18	PD01400	A27 A28	A13	,			
19	PD01481	A29	A14				
20	PD01402	A30					
21	PD01516	A31 A34	·				
22	PD01512	A35 A44					
23	PD01479	A45 A47					

# MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET (Cont'd)

SHEET $\frac{2}{}$	_OF_2	EQUIPMENTS							
MANUAL REV	FCO OR ECO	AA107	AA131	AD103	AD105	AT253			
24	PD01413	A48 A49		A14-A22					
25	PD01508	A50 A60		A23-A25					
26	PD01616	A61		A26					
27	PD01602	A62 A66		A27					
28	PD01601	A67		A28					
Α	Released	A67			**				
В	PD01420	A68-A73		A29-A32					
С	PD01640	A74-A80		A33, A34					
D	PD01485	A81, A82		A35					
E	PD01703			A36					
F	PD01704			A37					
G	PD01741			A38, A39					
H	PD01748	A83-A85		A40, A41					
J	PD01772	A86	B01, B02	A42	B01				
K	PD01780	A87	BÓ3	A43	B02				
	CA36643	A88	B03	A44	B02	,			
L	CA37692	A89	B <b>0</b> 3	A44	B02				
							·		
,									
		·							
						,			
		¥ ,							

# LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV
Front Cover	-	5-2-18.1	A	5-2-46.6	Α	5-2-78.0	А		
Title Page	-	5-2-18.2	A	5-2-46.7	A	5-2-78.1	A		
ļii		5-2-18.3	A	5-2-46.8	A	5-2-78.2	A		
ii-a	J	5-2-18.4	A	5-2-47	L	5-2-78.3	A		
ii-b	L	5-2-19	D	5-2-48.1	A	5-2-78.4	A		
iii	В	5-2-20.1	A	5-2-48.2	A	5-2-78.5	A		1
iv	L	5-2-20.2	A	5-2-48.3	A	5-2-78.6	A		
v <sub>.</sub>	L	5-2-21	A	5-2-48.4	A	5-2-78.7	A		
vi	ΓĹ	5-2-22.1	A	5-2-49	A	5-2-78.8	A		1
vii	J	5-2-22.2	A	5-2-50.0	A	5-2-78.9	A		
viii	H	5-2-23 5-2-24.1	D	5-2-50.1	A	5-2-78.10	A		1
ix	A		A	5-2-50.2	A	5-2-78.11	A		1
x.	A	$\begin{bmatrix} 5-2-24.2 \\ 5-2-25 \end{bmatrix}$	A	5-2-50.3	A	5-2-78.12	A	1	
xi	A	5-2-26	A	5-2-50.4	A	5-2-78.13	A		
xii	A	5-2-27	A	5-2-50.5	A	5-2-78.14	A	)	
5-1-1 5-1-2	A	5-2-28	A	5-2-50.6	A	5-2-78.15	A		
	A	5-2-29	A	5-2-50.7	A	5-2-78.16	A		
5-1-3 5-1-4	AD	5-2-30.1	L L	5-2-50.8	A	5-2-79	A		
5-1-4 5-1-5	D	5-2-30.1	A A	5-2-50.9	A	5-2-81	K		
5-1-6		5-2-31		5-2-50.10	A	5-2-83	A		
5-1-6	A	5-2-32	B A	5-2-50.11 5-2-51	A	5-2-84.0	A		1
5-1-8	A	5-2-33	D	5-2-51	D D	5-2-84.1	A		[
5-1-6 5-1-9	L	5-2-34		5-2-55	D	5-2-84.2	A		
5-1-10	Ā	5-2-35	A	5-2-56.0	D	5-2-84.3	A		
5-1-10	G	5-2-36	A	5-2-56.1	A A	5-2-84.4	A		
5-1-12	A	5-2-37	K	5-2-56.2	AA	5-2-85	A		
5-1-13	L	5-2-38.1	A	5-2-57	B	5-2-86.0	A		
5-1-14	ן ק	5-2-38.2	Â	5-2-58.1	A	5-2-86.1	A		
5-1-15	J	5-2-38.3	A	5-2-58.2	A	5-2-86.2	A		
5-1-16	Ă	5-2-38.4	A	5-2-59	A	5-2-87 5-2-88.0	A		
5-2-0.1	Ā	5-2-39	A	5-2-60.0	A	5-2-88.1	A		
5-2-0.2	A	5-2-40.0	A	5-2-60.1	Ā	5-2-88.2	A		1
5-2-1	K	5-2-40.1	A	5-2-60.2	A	5-2-88.3	A A		1
5-2-2.1	Ā	5-2-40.2	Ā	5-2-61	A	5-2-88.4	A	1	
5-2-2.2	A	5-2-40.3	A	5-2-62	Ā	5-2-89	A		1
5-2-3	L	5-2-40.4	A	5-2-63	Ā	5-2-90.0	A	,	
5-2-4.1	A	5-2-40.5	A	5-2-64	A	5-2-90.1	Â		
5-2-4.2	A	5-2-40.6	A	5-2-65	A	5-2-90.2	A		
5-2-5	K	5-2-40.7	A	5-2-66.1	A	5-2-91	K		
5-2-6.0	A	5-2-40.8	A	5-2-66.2	A	5-2-92.1	A		
5-2-6.1	A	5-2-41	L	5-2-66.3	A	5-2-92.2	A		
5-2-6.2	A	5-2-42.0	A	5-2-66.4	A	5-2-93	G		
5-2-7	K	5-2-42.1	A	5-2-66.5	A	5-2-94	J		
5-2-8.0	A	5-2-42.2	A	5-2-66.6	A	5-2-95	J		
5-2-8.1	A	5-2-43	B	5-2-66.7	A	Comment	1		
5-2-8.2	A	5-2-44.0	A	5-2-66.8	A	Sheet	L		
5-2-9	K	5-2-44.1	A	5-2-67	K	Back			
5-2-10	A	5-2-44.2	A	5-2-68.0	A	Cover	-		
5-2-11	K	5-2-44.3	A	5-2-68.1	A			1	
5-2-12.1	A	5-2-44.4	A	5-2-68.2	A				1
5-2-12.2	A	5-2-44.5	A	5-2-68.3	A				
5-2-13	K	5-2-44.6	A	5-2-68.4	A				
5-2-14.1	A	5-2-45	B	5-2-68.5	A				
5-2-14.2	A	5-2-46.1	A	5-2-69	K				
5-2-15	B	5-2-46.2 5-2-46.3	A	5-2-71	A	,			1 1
5-2-16.1	A	5-2-46.4	A	5-2-73	L		1		
5-2-16.2	A	5-2-46.5	A A	5-2-75	K				
5-2-17	D	J-4-±0.0	A	5-2-77	A				
		L	1				1	L	l

### PREFACE

This manual contains section 5, Theory and Diagrams, of the Hardware Maintenance Manual set that supports the CONTROL DATA® CYBER 170 Models 172, 173, 174 Central Processor Unit (CPU). The following equipments are covered:

AA107-A / AA131-B Chassis 1, Model 172 Central Processor Unit AT253-A Central Processor Unit speed-up option (Model 172 to 173) AD103-A / AD105-B CPU-1 Chassis (Model 174).

Section 5 is divided into two volumes containing three parts:

Volume 1 Part 1 Introduction
Part 2 Theory of Operation and Block Diagrams


Volume 2 Part 3 Logic Diagram set.

The system publication index on the next page shows the relationship of this manual to others in the set. This index also graphically lists all other publications that support the CONTROL DATA CYBER 170 Mainframe Computer systems.

This manual also contains a manual to equipment correlation sheet that shows the equipment level (series code) covered by each manual revision.

### NOTE:

This manual is revised only by ECOs affecting this manual. The correlation sheet, therefore, does not necessarily show the latest applicable equipment series code.



SYSTEM PUBLICATION INDEX

# CONTENTS

V	OLUME 1			CPU 3.9	SK Counter, I19, I9 Selectors	5-2-20,21
5.	THEORY	AND DIAGRAMS		CPU 3.10	Shift Network Ranks 1 & 2, Normalize	
Pa	art 1: Intr	oduction		OD:: 0 44	Network	5-2-22, 23
_				CPU 3.11	Shift Network Ranks 3 & 4	5-2-24,25
-		k Diagram	5-1-1,3	CPU 3.12	I3, I3 Complement	
		Theory and Diagrams	5-1-1		Control	5-2-26,27
	ak-to-Diag able	ram Cross Reference	5-1-1	CPU 3.13	F Register, E Register, I2,	
Pa	ak Placem	ent Diagrams	5-1-14		F Adder	5-2-28,29
Κŧ	ey to Block	Diagram Symbols	5-1-2	CPU 3.14	RNI Sequence	5-2-30,31
Pa	art 2: The	ory and		CPU 3.15	Common Time Sequence	5-2-32,33
	Bloo	ck Diagrams		CPU 3.16	Accept Sequence	5-2-34,35
D,	aimany Pla	ock Diagram	5-2-0,1	CPU 3.17	AOR Sequence	5-2-36,37
De	,	Diagrams and Test	3-2-0,1	CPU 3.18	Normal Jump Sequence	5-2-38,39
Ι.	omis:			CPU 3.19	Return Jump Sequence	5-2-40,41
	CPU 3.0	Input Data and Control		CPU 3.20	Exchange Sequence	5-2-42,43
	CDII 2 1	Registers	5-2-2,3	CPU 3.21	Increment Sequence	5-2-44,45
	CF U 3.1	U1, U2, RNI Hold, U3, Constant		CPU 3.22	Shift Sequence	5-2-46,47
		Generator	5-2-4,5	CPU 3.23	Boolean Sequence	5-2-48,49
	CPU 3.2	X, A, B Registers	5-2-6,7	CPU 3.24		5-2-50
	CPU 3.3	P, RA, MA, FL,		CPU 3.25	Floating Point	thru
		IO, I49 Selectors K1, K2 Registers	5-2-8,9	CPU 3.26	Add Sequence	5-2-55
	CPU 3.4	RAE, FLE, EE, EM Registers		CPU 3.27	ECS Subsystem Sequence	5-2-56,57
		II, EM/EE Selectors	5-2-10,11	CPU 3.28	Compare/Move Data	
	CPU 3.5	D Register, D Adder,	<b></b> 0 10 10		Section (Part One)	5-2-58,59
	CPU 3.6	I14, I4 Large Adder Carry	5-2-12,13		Compare/Move Data Section (Part Two)	5-2-60,61
		Function	5-2-14,15	CPU 3.30	Compare/Move Control	
	CPU 3.7	I5 Inverter Control	5-2-16,17		Section (Part One)	5-2-62,63
	CPU 3.8	C, H Registers I15, I5 Selectors		CPU 3.31	Compare/Move Control Section (Part Two)	5-2-64,65
		I5 Complement Control	5-2-18,19	CPU 3.32	Instruction Decode Sequence, Start Sequence	5-2-66.67

19981800 A ix

CPU 3.33	1	*	CPU 3.41 Short Data Sequence 5-2-84	, 85
CPU 3.34		5-2-68	CPU 3.42 Compare Sequence 5-2-86	, 87
CPU 3.35	Address Sequence	thru	CPU 3.43 Collate Sequence 5-2-88	, 89
CPU 3.36		5-2-77	CPU 3.44 Exit Sequence 5-2-90	, 91
CPU 3.37	)		CPU 3.45 Inverter 17, Pille Mutte	19/
CPU 3.38 )		5-2-78	Parity Generator, Output Xmitters 5-2-92	03
CPU 3.39	Data Sequence	thru	CPU 3.46 Clock Distribution 5-2-94	-
CPU 3.40		5-2-83	Of C 5: 10 Clock Distribution 5-2-94	, 00

# FIGURES

5-1-1	System Block Diagram	5-1-3	5-2-13	Instruction Flow: Increment 60-67	5-2-44.5
5-1-2 5-1-3	Pak Placement Diagram Key to Block Diagram Symbols	5-1-14, 15 5-1-16	5-2-14	Instruction Flow: Increment 70-77	5-2-44.6
5-2-1	Instruction Flow: Initial Start RNI	5-2-30.2	5-2-15	Instruction Flow: Shift 20,21	5-2-46.3
5-2-2	Instruction Flow: Normal Jump - 02	5-2-38.2	5-2-16	Instruction Flow: Shift 22,23	5-2-46.4
5-2-3	Instruction Flow: Normal Jump - 030-037	5-2-38.3	5-2-17	Instruction Flow: Shift 24,25	5-2-46.5
5-2-4	Instruction Flow: Normal Jump - 04-07	5-2-38.4	5-2-18	Instruction Flow: Shift 26	5-2-46.6
5-2-5	Instruction Flow: Return Jump - 010	5-2-40.3,4	5-2-19	Instruction Flow: Shift 27	5-2-46.7
5-2-6	Instruction Flow: Return Jump - 013	5-2-40.5	5-2-20	Instruction Flow: Shift 43	5-2-46.8
5-2-7	Instruction Flow: Return Jump - Error		5-2-21	Instruction Flow: Boolean 10,14	5-2-48.2
	Exit, 00. EÉ. CEJ ENABLED	5-2-40.6,7	5-2-22	Instruction Flow: Boolean 11,12,13	5-2-48.3
5-2-8	Instruction Flow: Return Jump -		5-2-23	Instruction Flow: Boolean 15,16,17	5-2-48.4
5-2-9	00 after EE Exchange Package	5-2-40.8 5-2-42.0	5-2-24	Instruction Flow: Floating Add 30-35	5-2-50.4,5
5-2-10	Instruction Flow: Exchange Jump	5-2-42.1,2	5-2-25	Instruction Flow: Floating Multiply/	
5-2-11	Instruction Flow: Increment 36,37	5-2-44.2	5-2-26	Divide 40-42 Instruction Flow:	5-2-50.6,7
5-2-12	Instruction Flow: Increment 50-57	5-2-44.3,4		Floating Multiply/ Divide 44,45	5-2-50.8,9

5-2-27	Instruction Flow: End Case Exit	5-2-50.10	5-2-37	Example 1 -	E 9 70 0
5-2-28	Instruction Flow: Floating Multiply/ Divide 47	5-2-50.11	5-2-38	Compare C2 > C1 Instruction Flow: Example 2 -	5-2-78.9
5-2-29	Instruction Flow:			Compare $C1 > C2$	5-2-78.10
J-2-20	Extended Core Storage 011,012	5-2-56.1,2	5-2-39	Instruction Flow: Short Data Sequence	5-2-84.2
5-2-30	Instruction Flow: Instruction Decode	5-2-66.3,4,5	5-2-40	Instruction Flow: Example 1 - Short Move C1 > C2	5-2-84.3
5-2-31	Instruction Flow: Instruction Decode Start Sequence	5-2-66.5	5-2-41	Instruction Flow: Example 2 -	
5-2-32	Instruction Flow:			Short Move C2 > C1	5-2-84.3
	Address Sequence	5-2-68.3	5-2-42		F 0 00 1
5-2-33	Instruction Flow:	5-2-78.5	5-2-43	Collate Sequence Instruction Flow:	5-2-88.1
	Data Sequence	3-2-10.3	3-2-43	Example - Compare	
5-2-34	Instruction Flow: Example 1 - C2 > C1	5-2-78.6		Collate C1 > C2 (Short Compare)	5-2-88.2
5-2-35	Instruction Flow:		5-2-44	<del>-</del>	
	Example 2 - Long Move C2 > C1	5-2-78.7	0 2 11	Exit Sequence	5-2-90.1
5-2-36	Instruction Flow: Example - Long Move C1 > C2	5-2-78.8			
		TAB	LES		
5-1-1	Pak-to-Diagram	5-1-4 thru	5 2 0	CPU 3.8	
0 1 1	Cross Reference	5-1-13	3-2-9	Key Test Points	5-2-18.2,3
5-2-1	CPU 3.0 Key Test Points	5-2-2.2	5-2-10	CPU 3.9 Key Test Points	5-2-20.2
5-2-2	CPU 3.1 Key Test Points	5-2-4.2	5-2-11	CPU 3.10 Key Test Points	5-2-22.2
5-2-3	CPU 3.2 Key Test Points	5-2-6.1,2	5-2-12	CPU 3.11 Key Test Points	5-2-24.2
5-2-4	CPU 3.3 Key Test Points	5-2-8.2	5-2-13	CPU 3.12 Key Test Points	5-2-26
5-2-5	CPU 3.4 Key Test Points	5-2-10	5-2-14	Error Response with MEJ/CEJ Enabled,	
5-2-6	CPU 3.5 Key Test Points	5-2-12.2	E 0 1 E	MF set	5-2-40.1
E 9 7		0-2-12.2	5-2-15	Error Response with MEJ/CEJ Enabled,	
5-2-7	CPU 3.6 Key Test Points	5-2-14.2		MF clear	5-2-40.2
5-2-8	CPU 3.7 Key Test Points	5-2-16.2	5-2-16	Overflow and Underflow Conditions	5-2-46.2
	<del>-</del>				

5-2-17	Overflow and Underflow Conditions	5-2-50.3	5-2-24	Command Timing	
5-2-18	CPU 3.28 Key Test Points	5-2-58.2		Sequence: CMC Data Ready Response	5-2-78.11
5-2-19	CPU 3.29 Key Test Points	5-2-60.2	5-2-25	Compare/Move Command Timing Sequence: Data	5-2-78.12 thru 16
5-2-20	Compare/Move Command Timing Sequence: Instruction Code	5-2-66.6	5-2-26	Compare/Move Command Timing Sequence: Short Data	5-2-84.4,5
5-2-21	Compare/Move Command Timing Sequence: Start	5-2-66.7,8	5-2-27	Compare/Move Command Timing Sequence: Compare	5-2-86.1,2
5-2-22	Compare/Move Command Timing Sequence: Address	5-2-68.4,5	5-2-28	Compare/Move Command Timing Sequence: Compare Collate	5-2-88.3,4
5-2-23	Compare/Move Command Timing Sequence: CMC Control Accept	5-2-78.11	5-2-29		5-2-90.2
			5-2-30	CPU 3.45 Key Test Points	5-2-92.2

# GENERAL DESCRIPTION

SECTION 2

OPERATION

SECTION 3
INSTALLATION AND CHECKOUT

Information for these sections is included in separate manuals. Refer to the system publication index at the front of this manual for publication numbers.

# THEORY OF OPERATION

(Included in Section 5)

# THEORY AND DIAGRAMS

Part 1: Introduction

Part 2: Theory and Block Diagrams

Part 3: Logic Diagrams

(Included in Volumes 2 and 3)

# THEORY AND DIAGRAMS

Part 3: Logic Diagrams
(Included in Volumes 2 and 3)

# THEORY AND DIAGRAMS

Part 1: Introduction

# CENTRAL PROCESSOR UNIT INTRODUCTION

### SYSTEM BLOCK DIAGRAM

Figure 5-1-1 shows the relationship of the CPU(s) to the rest of the CYBER 170 Models 172, 173, 174 mainframe computer systems.

### MULTI-LEVEL THEORY AND DIAGRAMS

The theory and diagrams for the CPU are provided at three levels: primary block diagram; detailed pak diagram; logic diagram.

The primary block diagram shows a high-level relationship between the various functional components (registers, adders, etc.).

The next level (detailed pak diagram) is a functional-to-physical bridge that shows the data paths within the unit, a block diagram of each pak, all pak-interconnecting data and control signals, and test point charts for all data and address paths on the diagram.

The logic diagram set (most detailed level) depicts the unit at the integrated circuit (IC) level; it consists of one logic diagram for each pak in the unit.

Each logic diagram consists of IC identification and placement, IC interconnection, plus backpanel wiring information in the form of signal names and source/destination labels for each pin in the logic diagram.

### PAK-TO-DIAGRAM CROSS REFERENCE TABLE

Table 5-1-1 lists all CPU pak types along with the following information on each:

Quantity - number of paks of this type located in the CPU.

Location - all chassis locations at which this pak type can be found.

Diagram - detailed pak diagram(s) on which this pak type is shown.

Function - the function covered on the corresponding pak diagram.

The table enables a user to identify all functional uses of a particular pak type, and shows the availability and location of substitute paks during maintenance; it also helps in locating all paks of the same type without having to scan the pak placement diagrams.

### PAK PLACEMENT DIAGRAMS (figure 5-1-2)

These diagrams are included as an additional aid for translating the CPU into functional entities.

19981800 A 5-1-1

### KEY TO BLOCK DIAGRAM SYMBOLS (figure 5-1-3)

Every effort has been made to keep the number of unfamiliar symbols on the block and detailed pak diagrams to a mimimum. The symbology and conventions have been chosen to simplify or clarify; they are therefore essential to the use and understanding of the diagrams. Note particularly that the AND and OR symbols define functions, not gates; e.g., AND gates in the hardware may actually be shown as OR functions on the diagrams.

5-l-2 19981800 A

Figure 5-1-1. System Block Diagram

TABLE 5-1-1.1. PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
AA	C10	3.2	
	C18	3.4	
	107,18	3.5	
	F05,O26,I18,	3.8	
	F05, Fll	3.13	
	M14	3.27	2ND STAGE CLOCK TUNING
	M14	3.28	AND FNO
	L12	3.29	
	N13	3.30	
	D35, E38, L41	3.45	
	C10, C18, D35, E25, E38, F05, F11, I07, I18, I27, K34, L12, L41, M14, N13, O25, K08	3.46	·
AB	H27, H28, H29	3.46	PRIM CLK TUNING AND FNO
AD	L35	3.13	TIMING DELAY
	L35	3.14	RNI TIMING
	L35	3.17	WAIT II DLY TIMING
	L35	3.22	END CASE TIMING
	L35	3.24	FMD/FAD TIMING
	L35	3.27	ILL EXIT DLY TIMING
BZ	C21	3.1	U3 RGTR DISPLAY
CA	L36, L37, L38, L39, L40, M36, M37, M38, N36, N37, N38, O36, O37, O38, P36, P37, P38, Q36, Q37, Q38 B07, B18, C19, C20, C35 B05, B07, C05 F22, G22 G26, H23, L18 G13, H22, H23 H30, J21, J22, K22 G05, H22, K22, K23	3.0 3.1 3.2 3.3 3.4 3.5 3.7	FNO

TABLE 5-1-1.2. PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
CA	J37	3.9	
	N12	3.10	
	F36	3.12	
	F13, G11	3.13	
	129,132, J37	3.14	
	120,102, 00	0.11	
	I29, L37, M33	3.16	
	F31, G36	3.17	
	C05, G35, G36, I24	3.18	
	C34, G22, H35, I32	3.19	
	C35, F22, F28, F30, F31 G22, G27, G29, G35	3.20	
	F31, G33, G35, G36	3.21	
	G33, H30, J22, J37	3.22	
	H22, H32, I24	3.23	
	H32, H35, I29, J30, J31, K31 K32	3.24	FNO
	H23,H35	3.25	
	G11, G13	3.26	
	H30, H32, N31	3.27	
	N31, M19, M20	3.28	
	L18, L26, M19, N14	3.29	
	N23, N24, M19, M20	3.30	
	M33, N11, N12, N14	3.31	
	M25, M33, N31	3.32	
	N29	3.34	
	L26, L36	3.35	
	M36, N29	3.36	
	L28	3.38	
	L28, N29, N31	3.40	
	L26	3.41	
	Q34	3.42	
	L26	3.43	
	M33	3.44	·
EY	C34, C35, F31, F36, G27, G35 K08	3.45 3.8	CLOCK TUNING AND FNO

TABLE 5-1-1.3. PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
FA	H06, H11, H12, H15, I06, I12,		
	I13, I19	3.6	CARRY LOOKAHEAD STAGE 1
	G12	3.13	CARRY LOOKAHEAD CKT XLTR
	N10	3.31	L ADDER LOOKAHEAD CKTS
FB	H13	3.6	L ADDER CARRY FUNCTION
	H13	3.13	F ADDER CARRY FUNCTION
FC	J02, J03, J04, J05, J06, J07 J08, J09, J10, J11, J12, J13 J14, J15, J16, J17, J18, J19, J20, K02, K03, K04, K05, K06, K07, K08, K09, K10, K11, K12, K13, K14, K15, K16, K17, K18, K19, Ķ20, K21	3.8	I5 SELECTOR, C RGTR
FD	H02, H03, H04, H05, H06, H07 H08, H09, H10, H16, H17, H18, H19, I02, I03, I04, I05, I08, I09, I10, I11, I14, I15, I16, I17, I20, I21, I22	3.5	D ADDER LOGIC, D RGTR I4, I14 SELECTORS
FE	Cll	3.2	EXPONENT TESTER
FF	F08, F09, F10, G08, G09	3.13	E, FRGTR, FADDER, I2 SEL
FG	G16	3.9	FZ 128 TESTER
	G16	3.13	F DECODER
	G16	3.22	SHIFT TEST CKT
	G16	3.24	F TEST CKT
FH	P02, P03, P04, P05, P06, P07, P08, P09, P10, P11, P12, P13, P14, P15, P16, P17 Q02, Q03, Q04, Q05, Q06, Q07,	3.10	SHIFT NETWORK RANK 2
	Q08, Q09, Q10, Q11, Q12, Q13, Q14, Q15, Q16, Q17 Q15	3.11 3.13	SHIFT NETWORK RANK 3
	R02, R03, R04, R05, R06, R07, R08, R09, R10, R11, R12, R13, R14, R15, R16 P15 P04 P11 Q09, Q10, Q11	3.11 3.18 3.19 3.25 3.46	SHIFT NETWORK RANK 4 NZERO COMPLEMENTOR MONFLG COMPLEMENTOR BON2 COMPLEMENTOR TLKNN DLY CKT

TABLE 5-1-1.4. PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
FJ	002,003,004,005,006,007, 008,009,017,018,019,020, 021,022,023,024	3.10	SHIFT NETWORK RANK 1
FK	B19	3.1	FUNCTION DECODE CKT
FL	P22, P23, P24, P25, P26, P27, P28, P29	3.10	SHIFT NETWORK RANK 2
	Q22, Q23, Q24, Q25, Q26, Q27, Q28, Q29	3.11	SHIFT NETWORK RANK 3
	P30, R22, R23, R24, R25, R26, R27, R28, R29	3.11	SHIFT NETWORK RANK 4
FM	O10	3.9	FEQ 100 XLTR
	O10, O12, O13	3.10	NORM: ENCODER AND ZERO TEST CKT
FN	Oll	3.10	NORMALIZE NETWORK
FP	D2l, D22, D23, D24, D25, E2l, E22, E23, E24	3.3	P,RA,MA,FL RGTR 10 SELECTOR
FQ	F19, F20, F21, G19, G20	3.4	RAE, FLE RGTR, Il SELECTOR
FR	B02, B03, B04, B08, B09	3.2	A RGTR AND INPUT SELECTOR
	C02, C03, C04, C08, C09	3.2	B RGTR AND INPUT SELECTOR
	D02, D03, D04, D05, D09, D10, D11, E02, E03, E04, E05, E09, E10, E11, E12	3.2	X RGTR AND INPUT SELECTOR
FS	P18, P19	3.9	19 SELECTOR AND SK COUNTER
FT	C27	3.17	AOR TEST CKT
FU	B13, B14, B15, B16, C13, C14, C15, C16	3.1	Ul,RNI,U3 RGTR U2 SELECTOR
FV	J35	3.1	CONSTANT GENERATOR
	J35	3.14	PARCEL COUNT DECODER
	J35	3.24	SIGN TEST CKT
FW	C 26	3.4	EE, EM RGTR AND SELECTOR

TABLE 5-1-1.5. PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
FX	K37	3.0	
	B20, C33	3.1	
	D07, D08, E06, E07	3.2	
	D26, D27	3.3	
	H20, H21, H24	3.5	
	J23, J24, J25	3.7	
	K24, K25	3.8	
	O15, P20, P21, Q19, Q20, Q21, R19, R20, R21	3.9	FNO AND COMPLEMENTORS
	O14	3.10	
	D16, D17, D18, E17, E18	3.12	
·	F14, F15, F16, F17, F18, G14, G15, G16, G17	3.13	·
	B17, C17, J34	3.14	•
	G37, O16	3.15	
	B17	3.16	
	C17, P39	3.17	
	Q18, R19	3.20	,
	H25, H26, I23, I26	3.23	
	L24, M07, M08, M19, M20	3.28	
	L23	3.29	
	L32, M32, N32	3.32	
	D33	3.46	
FY	El4, El5, El9, E20	3.12	I3 INPUT SEL, COMP CONTROL
FZ	D36, E31, E32, E33, E34, E35	3.45	I7XLTR, HR RGTR, PAR GEN
GA	G31	3.21	INCREMENT SEQ TIMING CHAIN
GB	G32	3.21	INCREMENT RGTR CONTROLS
,			

 TABLE 5-1-1.6.
 PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
GC	C06, E37	3.1	
	C06, E08, F12	3.2	
	E27	3.3	
	125	3.5	
	125	3.8	
	I37, J36	3.9	
	E13, E16, N33	3.12	
	El3, Fl2, Gl0, H41	3.13	
	I37, J36, I28	3.14	
	E37, J37	3.17	MISC XLTRS
	H41	3.19	
	128, K36	3.25	
	L25	3.27	
	L25	3.28	
	L25	3.29	
	M35	3.22	
	N25	3.30	·
	L25, M24	3.31	
	N33	3.35	
	N33	3.42	
	N33	3.44	
	N36, N37, E36	3.45	
	O31	3.14	
GD	G34	3.18	JUMP SEQ TIMING CHAIN
GE	F27	3.20	EXCH JUMP ENAB CKT
GF	F29, G28, G30	3.20	EXCH JUMP TIMING CHAIN
GG	I31	3.14	RNI START AND SEQ CONTROL
GH	130	3.14	RNI CONTROL XLTR
GJ	133	3.19	RET JUMP SEQ TIMING
			A D V ADDO GOLOGODO
GK	B06, C07, D06	3.2	A, B, X ADRS SELECTORS

TABLE 5-1-1.7. PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
GL	135	3.14	PARCEL COUNTER
	I35	3.17	AOR SEQ TIMING CHAIN
GM	134	3.16	ACCEPT SEQ TIMING CHAIN
GN	J32	3.24	FMD TIMING & EXIT DECODER
GP	J28	3.25	ENABLE I5 XLTR
	<b>.</b> J28	3.26	ENABLE 13,12 AND SK CONTROLS
GQ	J29	3.23	ALU FUNCTION ENABLE CKT
	J29	3.25	ENABLE CLOCK C XLTR
	J29	3.26	F ALU FUNCTION CODE SEL
GR	K29	3.26	F ALU DECODER ENAB CKTS
GS	K30	3.25	I5 COMP CONTROL XLTR
	K30	3.26	I3,I5 RGTR ENAB CKTS
GT	H38	3.15	COMM TIME SEQUENCE CKT
	H38	3.24	FUNCTION DECODER AND CONTROLS
GU	H37	3.15	COMM TIME FUNCTION DECODER
GV	H39	3.15	COMM TIME FUNCTION DECODER
	H39	3.22	RGTR ENAB CKT (SHIFT SEQ)
GW	H34	3.22	SHIFT SEQ TIMING CHAIN
GX	J27	3.5	I4 CONTROL SELECTOR
	J26, J27, K26, K27	3.7	I5 CONTROL XLTR
	J26, K28	3.8	I5 CONTROL XLTR
,	K28	3.19	SETILN XLTR
	K26	3.22	COEFQ0 XLTR
	K27	3.24	EXSR2 XLTR

TABLE 5-1-1.8. PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
GY	Н33	3.22	I3, I5 COMP XLTRS
	H33	3.23	BOOLEAN SEQ TIMING CHAIN
GZ	H31	3.27	ECS TIMING CHAIN
HA	J33	3.25	LOAD C RGTR, 15 XLTR
HB	, F34	3.17	
HC	H14	3.6	CARRY LOOKAHEAD CKT (STAGE 2B)
HD	K35	3.14	SEQ EXIT DLY
HF	H36	3.15	FNO (COMT50)
	136	3.9	SLI91 XLTR
	J21	3.7	FNO (15S1)
	J22	3.7,3.22	FNO (15S2, SI52)
	K22	3.8	FNO (15C67)
	K23 E28	3.8 3.20	FNO (I5C85) FNO (NEA 14, NCR9AB, ABI7)
HP	K35	3.14	SPEED UP MODULE
HN	K33	3.24	FAD TIMING AND EXIT DECODER
HQ	O30	3.32	CMU ON FF
	O30	3.33	ADRS SEQ.Kl ADRS FF
HS	G38	3.10, 3.25 3.26 3.39	
HT	M32	3.39	DATA COUNTER C/M SEQ
HU	M31	3.38	C/M DATA SEQ ENAB XLTR
HV	M28	3.40	C/M DATA SEQ COMMAND XLTR
HW	M29	3.40	C/M DATA SEQ ENAB XLTR
HX	L34	3.44	C/M EXIT SEQ CONTROL XLTR
HY	L31	3.42	COMPARE SEQ CONTROL XLTR
	L31	3.43	COLLATE TIMING SEQ
HZ	L27	3.43	COLLATE SEQ TIMING CHAIN

TABLE 5-1-1.9 PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.	FUNCTION
JA	G02, G03, G04, G06, G07, F02, F03, F04, F06, F07	3.8	H RGTR, I5 SELECTOR
JB'	L02, L03, L04, L05, L06, L07, L08, L09, L10, L11	3.28	S RGTR, I31 SEL, COMPARATOR
JL	M03, M04, M05, M06, M09, M10, M11, M12, M13	3.28	R,Q RGTRS,130 SELECTOR
JD	M16, M17, M18, M21, M22, M23	3.29	TS, TQ RGTRS, 132, 33, 37 SELECTORS
JE	L22	3.29	WP RGTR, I35 SEL, PRIORITY SEL
JF	L14	3.28	CP RGTR
JG	L16, L17, L18, L19, L20, L21	3.29	T RGTR, 134 SELECTOR
JН	L33	3.32	C/M INSTRUCTION DECODE ENAB
JJ	L13 N19	3.28 3.30	FORCE EQUIVALENCE DECODER 140 PRIORITY DECODER
JK	F23, F24, F25, G23, G24, G25 F23, F24, F25, G23, G24, G25	3.3 3.9	K1, K2 RGTRS, I49 SELECTOR I19 SELECTOR
JL	M26	3.32	C/M START SEQ INSTRUCTION DECODER
$_{ m JM}$	N06, N07, N08, N09	3.31	LE, LF RGTRS, 146 SELECTOR
JN	N02, N03, N04, N05	3.31	LA, LC RGTRS, 145 SELECTOR
JP	N30	3.33	C/M ADRS SEQ TIMING CHAIN
JQ	N26	3.36	C/M ENABLE XLTR
JR	N27	3.34	C/M ADRS SEQ TIMING CHAIN
JS	N28	3.35	C/M ADRS FFs

TABLE 5-1-1..10 PAK-TO-DIAGRAM CROSS REFERENCE

PAK TYPE	CHASSIS LOCATION	DPD REF.		FUNCTION	
JT	L29	3.41		C/M SHORT DATA SEQ TIMER	
JU	L30	3.41		C/M SHORT DATA SEQ CONTROLS	
JV	M27	3.37		C/M BUFFER CNTR MODE XLTR	
JW	M30	3.38		C/M DATA SEQ TIMING CHAIN	
JX	N15, N16, N17, N18	3.30		I40, 41, 42, 44 SELECTORS	
JY	M15	3.30		C ALU AND SCR XLTR	
JZ	N20, N21, N22	3.30		CSR, PW RGTRS, 147 SELECTOR	
KC	N39 D37, F39, F40, I38, J38	3.0 3.45		INPUT DATA PARITY CHECKER OUTPUT DATA PARITY GEN	
KR	M39, M40, M41, N40, N41 O39, O40, O41, G40, G41, P40	3.0		RCVRS, CR9 RGTR	CHARLES STATE
KT	B39, B40, B41, C39, C40, C41, D39, D40, D41, E39, E40, E41, F41, I39, I40, I41, J39, J40, J41, K39, K40, K41	3.45		OUTPUT RGTR AND XMTRS	
XA	H42	3.46	7	CLOCK TUNING AND FANOUT	
XB	H27, 28, 29	3.46		CLOCK TUNING AND FANOUT	





Figure 5-1-2.1. Pak Placement Diagram - CPU

	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	_
A																						Δ
В										FZO	FZO	FZO	FZO	FZO	FZO	FZO		кто	кто	кто	PLG	В
C					FWO	FT0			FZO	FZO	FZO	FXO	CAO	CAO	FZO			кто	кто	кто		c
D D	FPO	FPO	FPO	FPO	FXO	FXO	FXO			FZO	FZO	FXO	FZO	AAO	FZO	ксо		кто	кто	кто		
E	FPO	FPO	FPO	AAO	FXO	GCO	HFO.			FZO	FZO	FZO	FZO	FZO	GCO	GCO	AAO	кто	кто	кто		E
F	CAO	JKO	JKO	JKO	CPO	GEO	CAO	GFO	CAO	CAO			нво		CAO			ксо	ксо	кто		F
G	CAO	JKO	JKO	JKO	CAO	CAO	GFO	CAO	GF O	GAO	GBO	CAO	GDO	CAO	CAO	FXO	HSO		KRO	KRO		G
<u>=</u>	CAO	CAO	HFO	FXO	FXO	∆XB0	∆xB0	ABO ∆xBO	CAO	GZO	HFO	GYO	GWO	CAO	HFO	GUO	GTO	GVO	кто	GCO	×AO	Н
= 1	FDO	FXO	CAO	GCO	FXO	AAO	GCO	CAO	GHO	GGO	CAO	GJO	GMO	GLO	HFO	GCO	ксо	кто	кто	кто		ון
	HFO	FXO	FXO	FXO	GXO	GXO	GPO	GQO	CAO	CAO	GNO	НАО	FXO	FVO	GCO	CAO	LDO	кто	кто	кто		J
<u> </u>	HFO	HFO	FXO	FXO	GXO	GXO	GXO	GRO	GSO	CAO	CAO	HNO	AAO	HDO/ HPO	GCO	FXO	BZO	EZO	EZO	EZO		K
L	JEO	FXO	FXO	GCO	CAO	нго	CAO	JTO	JUO	нүо	FXO	ЈНО	нхо	ADO	CAO	CAO	CAO	CAO	CAO	AAO		
<u> </u>	JDO	JDO	GCO	CAO	JLO	JVO	нуо	н <b>w</b> о	JWO	нио	нто	CAO	FXO	GCO	CAO	CAO	CAO	KRO	KRO	KRO		1
N =	JZO	CAO	CAO	GCO	100	JRO	JSO	CAO	JPO	CAO	FXO	GCO	нто	,	CAO	CAO	CAO	ксо	KRO	KRO		N
0	FJO	FJO	FJO	AAO				AEO	ноо	GCO		i	CAO		CAO	CAO	CAO	KRO	KRO	KRO		
= P	FLO	FLO	FLO	FLO	FLO	FLO	FLO	FLO	FLO						CAO	CAO	CAO	FXO	KRO			F
= Q	FLO	FLO	FLO	FLO	FLO	FLO	FLO	FLO							CAO	CAO	CAO					c
= R	FLO	FLO	FLO	FLO	FLO	FLO	FLO	FLO										2 HE	DEL B C	ING MOD	ULE	F
	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	j


Figure 5-1-2.2. Pak Placement Diagram - CPU

19981800 J 5-1-15

#### SYMBOLS




THESE SYMBOLS DENOTE THE <u>FUNCTION</u> BEING PERFORMED REGARDLESS OF THE TYPE OF GATE BEING USED IN THE LOGIC CIRCUIT. THUS, THE AND FUNCTION IS ENABLED BY COINCIDENT INPUTS AND THE OR FUNCTION IS SATISFIED BY THE PRESENCE OF EITHER IMPUT.




### REFERENCES

A REFERENCE IS LOCATED AT THE BEGINNING OR END OF ANY LEAD THAT HAS ITS ORIGIN OR DESTINATION ON A PAK/MODULE NOT READILY ACCESSIBLE TO THE LEAD. MOST REFERENCES ARE MADE TO OTHER SHEETS WITHIN THE UNIT OR TO SHEETS IN OTHER UNITS, BUT A REFERENCE MAY BE TO ANOTHER POINT ON THE SAME SHEET. A REFERENCE CONSISTS OF THE FOLLOWING INFORMATION:



### STACKED MODULES I/O CONVENTIONS



ANY NUMBER OF CONNECTIONS OF EITHER TYPE MAY BE MADE TO THE SAME BRACKET. BRACKETS ARE NESTED WHEN CONNECTIONS TO ALL PAKS/MODULES IN THE STACK ARE NOT IDENTICAL.

BRACKETS ALONG TOP OR BOTTOM OF STACK ARE EQUIVALENT TO BRACKETS ADJACENT TO ALL PAKS/MODULES IN STACK.

INDIVIDUAL INPUTS OR OUTPUTS (NOT BRACKETED) MAY ENTER OR LEAVE INDIVIDUAL PAKS/MODULES IN STACK THROUGH BRACKET.

### SIGNAL BUNDLING CONVENTIONS




Figure 5-1-3. Key to Block Diagram Symbols

# THEORY AND DIAGRAMS

Part 2: Theory and Block Diagrams

### INPUT REGISTER

The CR9 register receives all input data in the form of instructions or operands.

### INSTRUCTION CONTROL REGISTERS

The U1, RNI, U2 and U3 registers form the portion of the processor that handles instructions. All instructions from CM are sent to CR9. From CR9, they continue to U1 where they are disassembled. From U1, instructions are sent to the RNI register, or via U2 to the U3 register. At U3, instructions are decoded and the appropriate control sequences are enabled to execute the instruction.

### OPERATING AND CONTROL REGISTERS

The control registers include:

Program Address register	(P)
Reference Address register	(RA)
Monitor Address register	(MA)
Field Length register	(FL)
Reference Address for ECS register	(RAE)
Field Length for ECS register	(FLE)
Source Field Address register for compare/move	(K1)
Destination Field Address register for compare/move	(K2)
Exit Mode register	(EM)

These registers are used in conjunction with instruction controls during the execution of instructions.

The operating registers hold operands used during the execution of instructions. There are 24 operating registers divided into three groups of eight registers each: the address registers (A), the index registers (B), and the operand registers (X).

### LARGE ARITHMETIC SECTION

The large arithmetic section consists of:

108-bit D adder
114-bit C register
108-bit D register
Input selectors to the D register I14 and I4
Input selectors to the C register I1, I15 and I5
Shift network
High/low select circuit
Normalize network
Input selectors to the iteration and shift counter I19 and I9
SK shift and iteration counter.

The large arithmetic section is used during the execution of instructions using 60-bit operands. It includes all multiply, divide, logical, add, shift, compare/move, and ECS instructions.

### SMALL ARITHMETIC SECTION

The small arithmetic section consists of:

18-bit F adder
18-bit E and F registers
Input selectors to the F register IO, I3 and I2
Input selectors to the E register IO, I3
Address range test
F register test circuits.

The small arithmetic section handles instructions using 18-bit operands; these include increment and jump instructions. This section also handles exponent manipulation for floating point instructions and compare/move address calculations.

## COMPARE/MOVE DATA SECTION

The compare/move data section consists of:

H, R, Q, S and T registers
Unequal character position register (CP)
Word comparison circuits
Character comparison circuits
Collate character comparison circuits
TS, TQ and WP registers


## COMPARE/MOVE CONTROL SECTION

The compare/move control section consists of:

C1 and C2 offset registers
4-bit C adder
Shift count register (SCR)
Character select (CSR) and partial write (PW) registers
Field length registers LA, LC, LAC1 and LAC2
L adder and LE and LF feeder registers.

## OUTPUT SECTION

The processor output section consists of the hold register (HR), ECS output register, P output register and F output register. Data and control signals are sent from the output section to CMC, PPS and the ECS coupler.



# DETAILED PAK DIAGRAM (CPU 3.0) INPUT DATA AND CONTROL REGISTERS


•	ontrol registers located on the KR modules are the data input and ing registers for the CPU.	BKPTFL	Breakpoint Flag: CMC sends the breakpoint flag when a breakpoint condition is met during a CPU to CM access.
CR9 REGISTER		MONFLG	Monitor Flag: This signal from CMC indicates the state of the monitor flag FF.
each 60-bit word is input parity error be	eceives 60-bit input operands or instructions from CMC. Parity for checked on the KC module with the input parity bit IDTPAR. Should an e detected, INPARE sets the input parity error FF during the accept	NCEJSW	MEJ/CEJ Switch: This signal from the PPS indicates whether the MEJ/CEJ switch from the dead start panel is in the ENABLE or DISABLE position.
sequence.		NMASCL	Processor Master Clear
CONTROL REGISTE	ers —	ENDTRF	ECS End Transfer: ECS coupler sends end transfer when an ECS
The input control re	gisters receive control signals and parity information from CMC, PPS		transfer is completed normally.
and the ECS Coupler	The control signals received are defined as follows:	ERRABT	ECS Error Abort End Transfer: ECS coupler sends error abort
REQEXJ	Request Exchange: CMC requests the start of an exchange jump		when an error condition has been detected.
	sequence.	ADDPAR	Zero Address Parity: This signal causes the parity bit, on addresses
IDTPAR	Input Data Parity: Data parity for 60 data bits sent to CR9.		transmitted to the CMC, to be a constant zero.
DOUBLE	Double Data Error: Double data error detected by SECDED.	OUTPAR	Zero Data Parity: This signal causes the parity bit, on data transmitted to the CMC, to be a constant zero.
DATRDY	Data Ready: CMC sends data ready 50 ns ahead of output data.	DI CDDD	
ACCEPT	Accept: CMC sends accept when a request for CM access has been accepted and a memory cycle is initiated.	FLGPER	Flag Register Operator Parity Error: Indicates detection by the CMC of a parity error on an ECS instruction affecting the flag register.
PARERR	Parity Error: A parity error detected in the input data or address information. This signal is sent from CMC at the same time as accept; however, a memory reference is inhibited.	ECSACP	ECS Accept: Indicates readiness of the ECS coupler to process the ECS starting parameters from the CPU.

TABLE 5-2-1. CPU 3.0 KEY TEST POINTS

	(CR	) KR			CA		CA			
BIT NO	PAK LOC	IN	OUT	PAK LOC	IN	OUT	PAK LOC	IN	OUT	
BII NO	1	DCP	CR9		CR9	CR9		CR9	CR9	
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	M39 M39 M39 M39 M39 M39 M39 M39 M40 M40 M40 M40 M41	03 02 05 06 13 12 09 08 03 02 05 06 13 12 09 08 03 02 05 06 13 12 09 08 03 02 05 13 12 09 08 03 02 05 06 13 12 09 08 03 02 05 06 13 12 09	14 10 11 01 14 10 11 01 14 10 11 01	L36 L36 L36 L37 L37 L37 L38 L38 L38 L39 L40 L40 M36 M37 M37 M37 M37 M37 N37 N37 N37	08 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08 08 08 09 09 09 09 09 09 09 09 09 09	10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11				

	(CR	(CR9) KR			CA			CA			
	PAK LOC	IN	OUT	PAK LOC	IN	OUT	PAK LOC	IN	OUT		
BIT NO	1	DCP	CR9		CR9	CR9		CR9	CR9		
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 51 52 53 54 55 57 58 59	N40 N41 N41 N41 N41 N41 N41 N41 N41 N41 N41	08 03 02 05 06 13 12 09 08 03 02 05 06 13 12 09 08 03 02 05 06 13 12 09 08 03 02 05 06 13 12 09 08 08 08 09 08 08 09 09 08 09 09 09 09 09 09 09 09 09 09	11 01 14 10 11 01 14 10 11 01 14 10 11 01	N38 N38 N38 O36 O36 O37 O37 O38 O38 P36 P36 P37 P37 P37 P38 Q36 Q36 Q37 Q37 Q37 Q37 Q38	03 06 08 03 06 03 06 08 03 06 08 03 06 08 03 06 08 03 06 08	2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11 2,1 4 10,11	M37 M38 N36 N37 N38 Q36 Q37 Q38 P36 P37 P38	13 13 13 13 13 13 13 13 13 13 13	14 14 14 14 14 14 14 14 14 14		

	KR (CONTROL REGISTER)											
SIGNAL	т.Р.	PAK LOC	SIGNAL	т.Р.	SIGNAL	T.P.	PAK LOC	SIGNAL	T.P.			
DATDY ACPCPO PERCPO BPFCPO KMFO LREQXO DCPODP	03 02 05 06 13 12	P40 P40 P40 P40 P40 P40 P40	DATRDY REQEXJ IDTPAR DOUBLE	01. 14 10 11	DED-O ENDTRF COACPT CPOXSW MASCLR CPODZP CPOAZP	08 03 05 13 12 09	P40 G41 G41 G41 G41 G41 G41	ENDTRF NMASCL ODTPAR ADDPAR	01 14 10 11			



## DETAILED PAK DIAGRAM (CPU 3.1)

## U1, U2, RNI HOLD, U3, CONSTANT GENERATOR

The U1 register, RNI hold register, U2 selector and U3 register are contained on the FU module.

U1, RNI hold and U2 disassemble each 60-bit memory word into four 15-bit parcels. These parcels are then translated sequentially to determine the instruction format of the memory word.

U1 holds the 60-bit memory word from CR9 during RNI initial start or full RNI operations. Parcels 0 and 1 from U1 are gated sequentially through U2 to U3, and parcels 2 and 3 are stored in the RNI hold register during execution of a full RNI for the next four parcels from memory.

The output of U2 is sent to U3 for instruction translation. If during translation, parcel 0 in U3 is found to be part of a 30-bit instruction, parcel 1 will be gated into I3 directly from U2. This forms the K portion (K bits 0 - 14) of the instruction.

The U3 register feeds the function decode logic contained on the FK module, and provides instruction designator fanouts for the f, m, i, j and k bits of the instruction word.


An RNI exit to common time advances the parcel counter which gates the next parcel into U2. The next parcel RNI gates U2 to U3, translating the next instruction.

## CONSTANT GENERATOR

The constant generator circuit located on the FV module generates constant values required by the FAD and FMD sequences. The constant generator is capable of generating constant values of 1,  $57_8$  and  $60_8$ . The constant value is sent via I39 to I3.

TABLE 5-2-2. CPU 3.1 KEY TEST POINTS

		FU				CA	
BIT NO	PAK LOC	U1 OUT	RNI OUT	K OUT	PAK LOC	IN U3	OUT IA/NM/M
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 40 41 42 43 44 45 46 47 48 49 50 51 51 52 53 54 54 55 56 57 57 58 58 58 59 59 59 59 59 59 59 59 59 59 59 59 59	B13 B14 B15 B16 C13 C14 C15 C16 C15 C16 C16 C17 C17 C17 C18	12 11 12 11 12 11 12 11 12 11 12 11 12 11 12 11 12 07 06 07 08 08 08 05 08 05 08 05 08 05 08 05 08 05 08 05 08 05 08 05 08 05 08 08 08 08 08 08 08 08 08 08 08 08 08	13 04 13 04 13 04 13 04 13 04 13 09 01 09 01 09 01 09 01 09 01 09	14 02 14 02 14 02 14 02 14 02 14 02 14 14 14	C19 C19 C19 C20/B18 C20/B18 C20/B18	08 03 06 08 03 06	10, 11 02, 01 04 10, 11 02, 01 04



### DETAILED PAK DIAGRAM (CPU 3.2)

## X, A, B REGISTERS

### X REGISTERS

The X registers provide buffering between memory and the execution hardware. All 60-bit operands needed for instruction execution are obtained from the  $\dot{X}$  registers, and all 60-bit results are returned to the  $\dot{X}$  registers.

## A REGISTERS

The A registers provide means for moving data between memory and the X registers, and comprise eight 18-bit address registers (A0 - A7). An address placed in an address register (A1 - A5) causes an immediate central memory reference to that address, and loads the operand from memory in the corresponding X register (X1 - X5). Placing an address in one of the two remaining address registers (A6 - A7) stores the word from the corresponding X6 or X7 register in the central memory address specified by A6 or A7.

The AO register operates independently of XO in that a change to the contents of AO does not initiate a central memory reference.

## B REGISTERS

The B registers consist of eight 18-bit indexing registers that have no connection to central memory. The B registers are manipulated by increment, pack and unpack instructions and can be used for control of program branching. B0 is maintained as a constant zero index.

### X, A, B LOGIC LAYOUT

The X, A and B registers are contained on the FR modules. Each module consists of 4 memory chips providing 16x4 bits of register storage. Only 8x4 bits are used on each module.

C, A and B register input selection is provided on each FR module. The X registers can receive input data from CR9 during exchange jump operations, or from the high/low C register select circuit. The A and B registers can receive input data from CR9 during exchange jump operations, or from the F register. The TLK (write) strobe is used to load the register, preventing a continuous read of the selected register.

## X, A, B SELECTION

To read or write the contents of any one of the eight X, A or B registers, a 3-bit address is generated from the GK module. The GK module allows selection of the i, j or k portions of the instruction in U3 to be used for register addressing. For exchange jump operations, the GK module provides a sequence decode circuit to generate the required register addresses.

TABLE 5-2-3. CPU 3.2 KEY TEST POINTS


-	c	šK		FX		FR (	X REGIST	ER)
BIT NO	PAK LOC	OUTPUT AX	PAK LOC	INPUT AX	OUTPUT AX	PAK LOC	X REG IN	X OUT
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29	D06 D06 D06	- 04 03 02	- D08 E06 E07	- 01 01 01	- 10,11 10,11 10,11	D02 D03 D04 D05 D09 D10 D11 E02 E03 E04 E05 E09 E10 D05 D09 D10 D11 E02 E03 E04 E05 E09 E11 E12 E02 E01	01 01 01 01 01 01 01 01 01 01 01 01 01 0	05 05 05 05 05 05 05 05 05 05 05 05 13 13 13 13 13 13 13 13 13 13 13 13 13

<del></del>	G	K		FX		FR (	X REGIST	ER)
BIT NO	PAK LOC	OUTPUT AX	PAK LOC	INPUT AX	OUTPUT AX	PAK LOC	X REG IN	X OUT
30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59						D02 D03 D04 D05 D09 D10 D11 E02 E03 E04 E05 E10 E11 E12 D02 D03 D04 D05 D09 D10 D11 E02 E03 E04 E05 E09 E10 E11 E12	08 08 08 08 08 08 08 08 08 08	07 07 07 07 07 07 07 07 07 07 07 07 06 06 06 06 06 06 06 06 06 06 06

TABLE 5-2-3. CPU 3.2 KEY TEST POINTS (cont.)

	G	K		CA			FR	
BIT NO	PAK LOC	ĀĀ	PAK LOC	AA IN	AA OUT	PAK LOC	A(REG) IN	A OUT
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16	D06 D06 D06	04 03 02	C05 C05 C05	08 03 06	10/11 01/02 04	B02 B02 B02 B03 B03 B03 B03 B04 B04 B04 B04 B08 B08 B08 B08 B09	03 01 10 08 03 01 10 08 03 01 10 08 03 01 10 08	06 05 13 07 06 05 13 07 06 05 13 07 06 05 13

	GK			CA		FR			
BIT NO	PAK LOC	ĀB	PAK LOC	AB	AB	PAK LOC	B(REG) IN	B OUT	
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16	C07 C07 C07	04 03 02	B07 B07 B07	08 03 06	10/11 01/02 04	C02 C02 C02 C03 C03 C03 C03 C04 C04 C04 C04 C08 C08 C08 C08 C09	03 01 10 08 03 01 10 08 03 01 10 08 03 01 10 08	06 05 13 07 06 05 13 07 06 05 13 07 06 05 13	



## DETAILED PAK DIAGRAM (CPU 3.3 & 3.4)

P, RA, MA, FL, RAE, FLE, EM/EE; K1, K2 REGISTERS; I0, I1, I49 SELECTORS

### P REGISTER (PROGRAM ADDRESS REGISTER)

The P register is an 18-bit register that contains the program address of a 60-bit instruction word currently being executed. The initial contents of P are provided by the exchange jump package and incremented by  $\pm 1$  for each program step. The contents of P are modified by the addition of RA (P  $\pm$  RA) to determine the central memory location for each instruction word.

## RA REGISTER (REFERENCE ADDRESS REGISTER)

The RA register contains a predetermined reference CM starting address for the current program in progress. RA is added to the address before each CM read or write reference, thus allowing multiprogramming and relocation of programs in central memory.

### MA REGISTER (MONITOR ADDRESS REGISTER)

The MA register contains the absolute starting address of an exchange package that is used when executing a central exchange jump instruction, or when honoring a MAN exchange request from PPS if the monitor flag (MF) is clear.

## FL REGISTER (FIELD LENGTH REGISTER)

The FL register is used to define the program field size. Before RA is added to an address for central memory, the address in the F register is checked against FL to determine if the upper limit of the program has been exceeded.

## RAE REGISTER (REFERENCE ADDRESS ECS REGISTER)

The RAE register contains a 21-bit relative starting address for ECS. The lower 6 bits of RAE are always zero.

### FLE REGISTER (FIELD LENGTH ECS REGISTER)

The 24-bit FLE register is used to define the program field size for ECS. The lower 6 bits of FLE are always zero.

The RAE and FLE registers serve the same purpose for ECS as do RA and FL for CM.

## EM/EE REGISTERS (EXIT MODE, ERROR EXIT REGISTERS)

The EM register contains the exit mode selections for a program in operation. The exit mode bits control CPU action if the corresponding error is detected. Six exit mode bits are provided as follows:

Mode Selection Bit	Condition Sensed
48	Address out of range
49	Operand out of range
50	Indefinite operand
57	Parity error in ECS flag register operation
58	CMC input error
59	CM data error

The EE register is set by the actual error conditions sensed by the CPU or sent to the CPU from CMC. The error condition signals which set the respective EE bits are as follows:

Error Exit Bit	Condition
AORI - 48	Address out of range
INFOPR - 49	Operand out of range (infinite operand)
INDF - 50	Indefinite operand
FLGPAR - 57	Parity error in ECS flag register operation
PARERR - 58	CMC input error
DB+RDP - 59	CM data error

## K1 REGISTER (SOURCE FIELD CM ADDRESS REGISTER)

The K1 register is used exclusively by compare/move instructions to specify the source field CM address.

## K2 REGISTER (RESULT FIELD CM ADDRESS REGISTER)

The K2 register is used exclusively by compare/move instructions to specify the result or source field CM address.

### P, RA, MA, FL LOGIC LAYOUT

The P, RA, MA and FL registers are contained on the FP modules. The CR9 register output provides an input path to P, RA, MA and FL during an exchange jump. A second input is provided to the P register from the F register. This path is used to store the updated contents of P back into the P register during a full RNI or branch, and to feed the address range test circuit also located on the FP module.

### IO SELECTOR

The IO selector circuit provides input selection of the F, RA, MA, FL, K1 and K2 registers. The IO selection code determines which of the six registers will be selected through IO. The IO output feeds the data transmitters for storing P, RA, MA and FL during an exchange jump and provides an input path via I3 to the small adder.

### RAE, FLE LOGIC LAYOUT

The RAE and FLE registers are contained on the FQ module. The CR9 register output provides an input path to RAE and FLE during an exchange jump.

#### II SELECTOR

The II selector circuit provides output selection of the RAE and FLE registers. The II output feeds the data transmitters for storing RAE and FLE during an exchange jump, and provides an input path via II5 and I5 to the large adder.

## K1, K2 LOGIC LAYOUT

The K1 and K2 registers are contained on the JK module. The CR9 register output provides an input path to K1 and K2 via I49. CR9 is normally selected through I49 to gate the K1 and K2 portions of an instruction word into their respective registers. The second input path to K1 and K2 provides gating the updated K1 or K2 values from the F register back into the K1 or K2 registers during the address sequencing for a compare/move instruction.

## EM, EE LOGIC LAYOUT

The EM and EE registers are contained on the FW module. The CR9 register output provides an input path to the EM register during an exchange jump. Inputs to the EE register consist of 3 error signals (AORI, INFOPR, INDF) generated within the CPU, and 3 error signals (DB+RDP, PARERR, FLGPAR) sent from the CMC.

The EM/EE registers feed the selector and error condition sense circuits. The selector circuit allows selection of the EM register to the data transmitters during an exchange jump, or of the EE register during an error exit sequence. The condition sense circuit compares each bit stored in the EE register with the exit mode bits in the EM register. When an error condition sets the respective EE register bit, and the exit mode bit in the EM register is also set, the ECONDS signal is generated to enable the return jump error exit sequence.

TABLE 5-2-4. CPU 3.3 KEY TEST POINTS

		FP (P, RA,	MA, FL RI			JK (KRE	GISTER)			
BIT NO	PAK LOC	F (IN)	P (IN)	RA (OUT)	MA (OUT)	FL (OUT)	IO (OUT)	BIT NO	PAK LOC	F (IN)
00 01 02. 03 04 05 06 07 08 09 10 11 12 13 14 15 16	D21 D21 D22 D22 D23 D23 D24 D24 D25 D25 E21 E21 E22 E22 E23 E23 E23 E24 E24	08 09 08 09 08 09 08 09 08 09 08 09 08	14 13 14 13 14 13 14 13 14 13 14 13 14 13 14 13 14 13	05 04 05 04 05 04 05 04 05 04 05 04 05 04 05	06 07 06 07 06 07 06 07 06 07 06 07 06 07	10 12 10 12 10 12 10 12 10 12 10 12 10 12 10 12 10 12	01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02	00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16	F23 F23 F24 F24 F24 F25 F25 F25 G23 G23 G23 G24 G24 G24 G25 G25 G25	11 06 07 11 06 07 11 06 07 11 06 07 11 06 07 11





TABLE 5-2-5. CPU 3.4 KEY TEST POINTS

	FQ (RAE, FLE REGISTERS)							FW	
BIT NO IN	PAK LOC	CR9 (IN)	RAE OUT	FLE OUT	BIT NO OUT	BIT NO	PAK LOC	CR9 (IN)	EE (OUT)
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	F19 F19 F19 F20 F20 F20 F21 F21 F21 G19 G19 G20 G20	- 14 13 - 14 13 - - 14 13 - - 14 14	04 05 08 09 04 05 08 09 04 05 08 09 04 05 08	02 01 11 10 02 01 11 10 02 01 11 10 02 01 11 11 02	00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16	48 49 50 51 52 53 54 55 56 57 58 59	C 26 C 26 C 26 C 26 C 26 C 26 - - - C 26 C 26 C 26	14 12 11 - - - - 01 03 04	05 06 07 10 09 08 - - - -



## DETAILED PAK DIAGRAM (CPU 3.5) D REGISTER, D ADDER, I14, I4

### D REGISTER

The D register and C register together serve as input feeders to the D adder. The D register also functions as the output register for results from the D adder. I4 provides a 108-bit input to the D register from selector I14.

### **I14 SELECTOR**

The II4 selector provides 108-bit selection of data from the D register or D adder to the I4 selector. II4S controls selection of the D register output through II4 to I4. The absence of II4S allows the D adder output to be gated through II4 to I4. The generation of II4S is controlled by FDI14 from the FAD/FMD sequence controls (CPU 3.26). FDI14 at HC module H14 generates II4S if  $\overline{CRY107}$  or  $\overline{44+45}$ .

### I4 SELECTOR

The I4 selector provides 108-bit selection of data from I14 to the D register. Signals I40 and I41 control selection through I4. Four transfers are possible:

1. I14 → I4 (No shift)

2. I14 → I4 (Right shift one)

3. I14 → I4 (Left shift one)

4. 0's → I4

The right and left shift capabilities are internal to I4. The right shift is end off, no sign extension; the left shift is not end around. The generation of I40 and I41 is controlled by the FAD/FMD sequence controls (CPU 3.26). I40 and I41 are also generated every common time 64 to gate 0's to the D register.

### D ADDER

The D adder consists of a high speed arithmetic logic unit (ALU) capable of performing both arithmetic and logical functions. Arithmetic logic operations are selected by the DAS 0-3, DA-M signals. Group carry propagate (PG0003 - PG4107) and carry generate (GG0003 - GG4107) signals from the D-ALU are sent to the large adder first stage carry look-ahead control (CPU 3.6). The first stage carry look-ahead (FA modules H06, H11, H15, I06, I12, I13, I19) provides internal carry signals (CN0003 - CN4107) back to the D-ALU.

In its normal operation, the D adder performs a ones complement full add operation for: Boolean instructions (CPU 3.23), ECS instructions (CPU 3.27), integer sum/difference instructions and floating point instructions controlled by the FAD/FMD sequences (CPU 3.24, 3.25, 3.26).


The D adder also performs logical operations (inclusive OR, exclusive OR, logical AND) using 60-bit operands for Boolean instructions (CPU 3.23).

TABLE 5-2-6. CPU 3.5 KEY TEST POINTS

	FD (D REGISTER + ALU)						
BIT NO.	PAK LOC	C (IN)	CN (IN)	D (OUT)			
00	H02	13	14	03			
01	H02	09	-	08			
02	H02	10	-	12			
03	H02	11	-	01			
04	H03	13	14	03			
05	H03	09	-	08			
06	H03	10	-	12			
07	H03	11	-	01			
08	H04	13	14	03			
09	H04	09	-	08			
10	H04	10	-	12			
11	H04	11		01			
12	H05	13	14	03			
13	H05	09	-	08			
14	H05	10	-	12			
15	H05	11	-	01			
16	H07	13	14	03			
17	H07	09	-	80			
18	H07	10	-	12			
19	H07	11	-	01			
20	H08	13	14	03			
21	H08	09	-	08			
22	H08	10	-	12			
23	H08	11	-	01			
24	H09	13	14	03			
25	H09	09	-	08			
26	H09	10	-	12			
27	H09	11	-	01			
28	H10	13	14	03			
29	H10	09	-	08			
30	H10	10	-	12			
31	H10	11	-	01			
32	H16	13	14	03			
33	H16	09	-	08			
34	H16	10	-	12			
35	H16	11	-	01			
1	l	l					

		F	D	
BIT NO.	PAK LOC	C (IN)	CN (IN)	D (OUT)
36	H17	13	14	03
37	H17	09	-	08
38	H17	10	-	12
39	H17	11	-	01
40	H18	13	14	03
41	H18	09	-	08
42	H18	10	-	12
43	H18	11	-	01
44	H19	13	14	03
45	H19	09		08
46	H19	10	_	12
47	H19	11	_	01
48	102	13	14	03
49	102	09	_	08
50	102	10	-	12
51	102	11	_	01
52	103	13	14	03
53	103	09	_	08
54	103	10	-	12
55	103	11	-	01
56	104	13	4	03
57	104	09	_	08
58	104	10	-	1:2
59	104	11	_	01
60	105	13	14	03
61	105	09		08
62	105	10	_	12
63	105	11	_	01
64	108	13	14	03
65	108	09		08
66	108	11	_	12
67	108	10	_	01
68	109	13	14	03
69	109	09		08
70	109	11	_	12
71	109	10	_	01
	3			

l I	PAK	С		
	LOC	(IN)	CN (IN)	D (OUT)
	I10	13	14	03
	I10	09	-	08
	I10	11	-	12
	I10	10		01
	I11	13	14	03
	I11	09	-	08
	I11	11	-	12
	I11	10	-	01
	I14	13	14	03
	I14	09	-	08
	I14	11	-	12
	I14	10	-	01 03
	I15 I15	13 09	14	08
			-	
	I15 I15	11 10	-	12 01
			- 14	03
	I16 I16	13 09	14	08
	I16	11	_	12
	I16	10	_	01
	117	13	14	03
	117	09	14	08
	117	11	_	12
	117	10	_	01
	120	13	14	03
	120	09	17	08
	120	11		12
	120	10		01
	121	13	14	03
	I21 I21	09		08
	I21 I21	11	-	12
	121	10	_	01
	122	13	14	03
	122	09		08
	122	11	_	12
	122	10	_	01
1**		10		




## DETAILED PAK DIAGRAM (CPU 3.6) LARGE ADDER CARRY FUNCTION

The FA, FB and HC modules shown on CPU 3.6 depict the large adder carry look-ahead and carry functions. Group carry propagate (PG0003 - PG4107) and carry generate (GG0003 - GG4107) signals are sent from the D-ALU bits 0-107 to the first stage carry look-ahead control. This control consists of seven FA modules divided into two groups. The first group provides internal carry signals (CN0003 - CN0047) back to the D-ALU bits 0-47, and provides second stage group carry propagate (P10015, P11631, P13247) and carry generate (G10015, G11631, G13247) to the second stage carry look-ahead control for bits 0-47. The second group of first stage carry look-ahead FA modules provides internal carry signals (CN4851 - CN4107) back to the D-ALU bits 48-107, and provides second stage group carry propagate (P14863, P16479, P18095, P19607) and carry generate (G10015, G16479, G18095, G19607) to the second stage carry look-ahead control for bits 48-107.

The second stage carry look-ahead controls located on FA module H12 and HC module H14 provide group carry propagate and carry generate signals from the second stage carry look-ahead back to the first stage carry look-ahead controls. It also provides the end around carry signals (CRY047, CRY107) to the carry function control. This control, located on the FB module, provides the end around carry signals (LEAC, HEAC) to the first stage look-ahead, and distributes end around carry from bits 48-107 (LEAC) to the processor controls.

TABLE 5-2-7. CPU 3.6 KEY TEST POINTS

	FA							
	CARRY LOOKAHEAD STA. 1							
CARRY BIT NO.	PAK LOC	GG (IN)	PG (IN)					
0003 0407 0811 1215 1619 2023 2427 2831 3235 3639 4043 4447 4851 5255 5659 6063 6467 6871 7275 7679 8083 8487 8891 9295 96103	H06 H06 H06 H11 H11 H11 H11 H15 H15 H15 H15 H15 H15	12 13 07 08 12 13 07 08 12 13 07 08 12 13 07 08 12 13 07 08 12 13 07	03 02 06 09 03 02 06 09 03 02 06 09 03 02 06 09 03 02 06 09 03 02 06 09 03					
0103 4107	I19 I19	13 07	02 06					



## DETAILED PAK DIAGRAM (CPU 3.7)

## 15 INVERTER CONTROL


The I5 inverter rank controls the input to the C register. There are a number of varied inputs, not all of which are the same length as the 114-bit C register. For this reason, the I5 controls are broken into separate select networks for various areas of I5. Each select network provides a 3-bit code that will be translated to make the I5 input selection (CPU 3.8). Inputs to the select networks are from the instruction sequences. Outputs are defined in the following table:

I5 BITS SELECT CODE			
	Bit 2	Bit 1	Bit 0
I5 105 - 107	I5S436	I5S236	I5S136
I5 96 - 104	15264	I5164	<b>I5064</b>
I5 48 - 95	15285	I5185	15085
I5 45 - 47	I5S416	I5S216	I5S116
I5 9 - 44	15294	I5104	15004
I5 0 - 8	15208	I5104	15004

TABLE 5-2-8. CPU 3.7 KEY TEST POINTS

	G	X	F	X	HF		
SIGNAL	PAK LOC	T.P.	PAK LOC	T.P.	PAK LOC	T.P.	
I5004 I5S116 I5085 I5064 I5S136 I5104 I5S216 I5185 I5164 I5S236 I5285 I5264 I5S436 I5294 I5208 I5S416	J26 J27 K26 K26 K26 K27 J27 J27 J27 J27 J26 J26 J26 K27 K27	1,2 1,2,13,14 5,6,7 3,4,11 1,2 12,13,14 5,6,7 3,4,11 12,13,14 5,6,7 3,4,11 5,6,7 12,13,14 3,4,11	- J25 - J23 -	14 - 07 - 07 - 14 - - 07 - 14	- - - - - - - - - - - - - - - - - - -	- 05 13 - - 1,2* 1,2* - 5,7 09 -	

<sup>\*</sup>Signal complement at this test point.



### DETAILED PAK DIAGRAM (CPU 3.8)

### C, H REGISTERS; I15, I5 SELECTORS; I5 COMPLEMENT CONTROL

### C REGISTER

The C register is 114 bits in size. Bits 0-107 serve as one of the input feeders to the D adder. Bits 108-113 are used by compare/move operations to catch the last character shifted from bit positions 48-107. The C register also provides a general path for data distribution to the processor. Its outputs feed the following circuits:

1.	D adder	CPU 3.5
2.	R Register	CPU 3.28
3.	I30 Selector	CPU 3.28
4.	Shift Network Rank 1	CPU 3.10
5.	Normalize Network	CPU 3.10

## I5 SELECTOR

The I5 selector provides input selection of data from various sources within the processor to the I5 complement control. Inputs to I5 are received from the following circuits:

1.	D Register	CPU 3.15
2.	C Register	CPU 3.8
3.	X Register	CPU 3.2
4.	I15 Selector	CPU 3.8
5.	I45 Selector	CPU 3,31
6.	Shift Network Rank 4	CPU 3.11

In addition to the above input selections, I5 can generate its own internal constants of  $4_8$ ,  $6_8$  or zeros to the I5 complement control. Input or constant selection is determined by a 3-bit code generated from the I5 control (CPU 3.7). Decoding of the selection code bits at I5 allows the following input or constant selections to be made:

Selection Code	Input or Con	stan	t Selection
0	0's	<b>→</b>	<sup>I5</sup> 0-113
1	D Register	<b>→</b>	<sup>I5</sup> 0-107
2	C Register		<sup>I5</sup> 0-113
3	<sup>4</sup> 8's	<b>→</b>	
4	<b>√</b> <sup>145</sup> 0-6	<b>→</b>	
	$\begin{cases} ^{145}_{0-6} \\ ^{115}_{0-59} \end{cases}$	<b>→</b>	<sup>I5</sup> 48-107
5 .	SN4	<b>→</b>	<sup>I5</sup> 0-113
6	X Register	<b>→</b>	<sup>15</sup> 48-107
7	6 <sub>8</sub> 's	<b>→</b>	

## 15 COMPLEMENT CONTROL

The I5 complement control allows the I5 output to be complemented before it is sent to the C register. Complement selection is controlled by a 2-bit complement code (I5C1, I5C2).

## H REGISTER

The H register acts as a 60-bit holding register for compare/move operations. The H register outputs feed the I15 selector located on the same JA modules.

## I15 SELECTOR

Selector I15 provides 60-bit input selection from the H register and 18-bit input selection from the F register and selector I1. Selector I15's outputs provide one of the 60-bit data inputs at selector I5 bit positions 48-107. I15's input selection is determined by selection control signals F46X, FEXI15, and ESI15. These control signals allow four input selections through I15:

Inp	ut Select Control	Input Selection				
1.	F46X . FEXII5 . ESII5	H register <sub>0-59</sub>	-	<sup>I15</sup> 0-59		
2.	F46X . FEXI15	$\begin{cases} F \text{ register}_{0-10} \\ C107 \end{cases}$	-	<sup>I15</sup> 48-58		
3.	F46X . ESI15	I1 selector <sub>0-17</sub>	<b>→</b>	<sup>I15</sup> 6-23		
4.	F46X . ESI15	F register <sub>0-17</sub>	<b>-</b>	<sup>I15</sup> 0-17		


F46X allows selection of H register bits 0-59 to I15 bits 0-59 for compare/move operations. FEXI15 allows gating of the biased exponent and coefficient sign (C107) from F register bits 0-10 to I15 bits 48-59. FEXI15 is enabled during shift and floating instructions to pack the computed exponent with the result coefficient. ESI15 allows gating of the I1 selector output to I15 bits 6-23 for ECS instructions. When ESI15 is selected, zeros are gated to I15 bit positions 0-5. F46X. ESI15 allows gating of the F register bits 0-17 to I15 bits 0-17. This input selection is used by 7X increment, population count (47) and ECS instructions.

TABLE 5-2-9. CPU 3.8 KEY TEST POINTS

	JA (I15 SEL)		FC (I5 COMP CNTRL.)		FC			FC				
BIT NO.	PAK LOC	CR9 (IN)	II5 OUT	PAK LOC	SN4 (IN)	15	PAK LOC	X (IN)	BIT NO.	PAK LOC	SN4 (IN)	15
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	F02 F02 F02 F02 F02 F03 F03 F03 F03 F03 F04 F04 F04 F06	5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 10 10 10 10 10 10 10 10 10 10 10	3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 12 13 14 14 12 13 14 12 14 12 13 14 12 14 12 13 14 12 14 12 13 14 12 14 12 14 12 14 12	J02 J02 J03 J03 J03 J03 J04 J04 J05 J05 J06 J06 J06 J07 J07 J07 J07 J07 J07 J08 J08 J08 J09 J09 J10 J10 J10 J11	75475475475475475475475475	8 10 9 8 10 9 8 10 9 8 10 9 8 10 9 8 10 9 8	J18 J18 J19 J19 J19 J20 J20 K02 K02 K02 K03 K03 K04 K04 K04 K05 K05 K05 K05 K05 K07 K07 K07 K07	2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 1 2 3 3 3 1 2 3 3 3 1 2 3 3 3 1 2 3 3 3 1 2 3 3 3 1 2 3 3 3 1 2 3 3 3 3	60 61 62 64 65 66 67 68 69 70 71 72 73 74 75 76 77 80 81 82 83 84 85 86 88	K03 K03 K03 K04 K04 K04 K05 K05 K06 K06 K07 K07 K07 K07 K10 K10 K11 K11 K11 K11 K11 K12 K12 K12 K13	75475475475475475475475475	8 10 9 8 10 9 8 10 9 8 10 9 8 10 9 8 10 9 8

TABLE 5-2-9. CPU 3.8 KEY TEST POINTS (cont.)

		JA		FC			FC		FC.			
	(I15 SEL)		(I5 COMP CNTRL.)			FC		r.C		r C		
BIT NO.	PAK LOC	CR9 (IN)	II5 OUT	PAK LOC	SN4 (IN)	15	PAK LOC	X (IN)	BIT NO.	PAK LOC	SN4 (IN)	<b>I</b> 5
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59	F07 G02 G02 G02 G02 G03 G03 G03 G03 G03 G03 G04 G04 G04 G04 G04 G06 G06 G06 G06 G06 G07 G07 G07 G07 G07	11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 11 5 7 8 9 10 10 10 10 10 10 10 10 10 10	13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 2 1 14 12 13 3 3 3 2 1 14 12 13 3 3 3 2 1 14 12 13 3 3 3 2 1 14 12 13 3 3 3 3 3 4 12 13 14 12 13 13	J11 J12 J12 J13 J13 J13 J14 J14 J15 J15 J15 J16 J16 J17 J17 J17 J17 J18 J18 J19 J19 J19 J20 J20 J20 K02 K02 K02	4754754754754754754754754754754	9 8 10 9 8 10 9 8 10 9 8 10 9 8 10 9 8 10 9	K09 K10 K10 K11 K11 K11 K12 K12 K12 K13 K13 K13 K14 K14 K14 K14 K15 K15 K15 K15 K16 K16 K16 K16 K16 K17 K17 K17 K17 K17 K17 K18 K18 K18 K19 K19	1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 1	89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113	K13 K14 K14 K15 K15 K15 K16 K16 K17 K17 K18 K18 K19 K19 K19 K20 K20 K20 K21 K21 K21	4744754754754754754754	9 8 10 9 8 10 9 8 10 9 8 10 9 8 10 9 8 10 9



## DETAILED PAK DIAGRAM (CPU 3.9)

### SK COUNTER, I19, I9 SELECTORS

## I19 SELECTOR

The I19 selector provides input selection of U3 register bits 0-5 or SCRX bits 1-5 through I19 to the I9 selector.

### 19 SELECTOR

The I9 selector provides input selection to the SK counter. The following circuits are fed to the I9 selector:

- 1. Normalize count
- 2. F register
- 3. I19 selector

NOTE: These inputs are received in complement form because I9 always complements.

In addition, 19 can generate its own internal constants of  $60_8$  or  $74_8$  for iteration counts required by the FMD sequence.

Input and constant selections through I9 are controlled by a 2-bit selection code SLI90 and SLI91. The selection codes generated provide the following input or constant selections through I9:

Selection Code	Input or Constant Selection							
0. COMT64	608	<b>→</b>	19					
0. COMT64	<sup>74</sup> 8	<b>→</b>	19					
1	Normalize Count	-	19					
2	119	<b>→</b>	19					
$3 \cdot \overline{\text{FL}128} \cdot \overline{\text{FCOM}}$	F register	-	19					
$3 \cdot \overline{\text{FL}128} \cdot \text{FCOM}$	F register	<b>→</b>	19					
FL128	1's	-	19					


The F register is gated to I19 when a select code of 3 is generated. However, F may be complemented through I9 if the F register sign (F17) is negative.

## SK REGISTER

The SK register serves a dual purpose. It acts as a register for storing the shift count, and as an iteration counter for the FMD sequence. The SKS1 and SKS2 signals control the functioning of the SK register. The shift or iteration count sent from 19 is stored in SK when a preset function is generated. During iterative steps of the FMD sequence, a decrement function code reduces the count by one for every clock pulse. When active, the SKEQ0 signal indicates that the iteration count has been decremented to zero.

TABLE 5-2-10. CPU 3.9 KEY TEST POINTS

	JK (Il9 SEL)				FS (19 SEL & SK)			FX			FH		FH	
BIT NO.	PAK LOC.	U3 (IN)	SCRX (IN)	119	PAK LOC.	NN (IN)	SK (IN)	PAK LOC.	SK (IN)	SK (OUT)	PAK LOC.	SK (IN)	PAK LOC.	SK (IN)
00	F23	3	12	4	P18	9	2	R20	01	10,11				
01	F24	3	12	4	Pl8	10	3	R19	01	10, 11	•			
02	F25	3	12	4	Pl8	11	4	Q20	01	10,11	Q17	11	Q16	11
03	G23	3	12	4	Pl8	12	7	Q19	01	10,11				
04	G24	3	12	4	Pl9	9	2	P21	01	10,11				
05	G25	3	12	4	P19	10	3	P20	01	10,11	P17	11		
06								O15	01	10,11				



#### DETAILED PAK DIAGRAM (CPU 3.10)

### SHIFT NETWORK RANKS 1 & 2 NORMALIZE NETWORK

### SHIFT NETWORK RANK 1

The first rank of the shift network provides for right shifts of 64. The SK register bit 6 determines whether the C register output will be shifted by this first rank. The shift network first rank output feeds the second rank of the shift network.

### SHIFT NETWORK RANK 2

The second rank of the shift network provides for right and left shifts of 16, 32 and 48. The SK register bits 4 and 5 determine whether the output from rank 1 (SN1 0-107) will be shifted by this second rank. RS determines the shift direction, left or right. The shift network second rank output feeds the third rank of the shift network.

## HIGH/LOW SELECT CIRCUIT

The high/low select circuit allows selection of C register bits 0-47 or 48-95, plus bits 96-107, to the X register. This selection is required for use by double precision instructions and floating divide instructions.

## NORMALIZE NETWORK


The normalize network receives its input from the 48-bit coefficient contained in the C register bits 48-95. The normalize network is a static network that forms at its output the 6-bit normalize count. This count is sent to the SK register via 19. The shift network, which is under control of SK, left shifts the coefficient the number of places specified by the normalize count, until the most significant 1 bit of the coefficient is in the bit 95 position.

Since the normalize network assumes a positive quantity, the circuits on the FJ modules compare each bit of the coefficient with the sign bit. This produces a 48-bit positive quantity that is sent to the normalize network where it is divided into three groups of 16 bits each. Each group generates a 4-bit count, giving the location of the highest order 1 bit in that group. The three groups of 4 bits (NNA 0-3, NNB 0-3, and NNC 0-3) are fed to the second stage of the normalize network where the 6-bit normalize count is formed.

The second stage of the normalize network also detects if a normalize count of zero is being formed, and automatically adds  $60_8$  to the count. This ensures a shift count of  $48_{10}$  on a 24 instruction with a coefficient equal to zero.

TABLE 5-2-11. CPU 3.10 KEY TEST POINTS

					,					1			· · · · · · · · · · · · · · · · · · ·	
	F.	J	FI	H/FL	-	FJ		FH	/FL		F.	J	FH	/FL
BIT NO.	PAK LOC.	C (IN)	PAK LOC.	SNI (IN)	BIT NO.	PAK LOC.	C (IN)	PAK LOC.	SNI (IN)	BIT NO.	PAK LOC.	C (IN)	PAK LOC.	SNl (IN)
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 33 34 35 36 37	O02 O03 O04 O05 O06 O07 O08 O09 O17 O18 O19 O20 O21 O22 O23 O24 O02 O03 O04 O05 O06 O07 O18 O19 O20 O21 O22 O23 O24 O02 O03 O04 O05 O06 O07 O08 O09 O17 O18 O19 O20 O21 O22 O23 O24 O02 O03 O04 O05 O07	11 11 11 11 11 11 11 11 11 11 11 11 11	P22 P23 P24 P25 P26 P27 P28 P29 P22 P23 P24 P25 P27 P28 P29 P23 P24 P25 P27 P28 P29 P22 P23 P24 P25 P27 P28 P29 P22 P23 P24 P25 P27 P28 P29 P29 P29 P29 P29 P29 P29 P29 P29 P29	07 07 07 07 07 07 07 07 07 05 05 05 05 05 05 09 09 09 09 09 09 06 06 06 06 06	38 9 40 41 42 44 45 44 45 47 48 45 50 51 53 45 56 57 58 60 61 2 73 47 5 75 75 75 75 75 75 75 75 75 75 75 75	O08 O09 O17 O18 O19 O20 O21 O22 O23 O24 O05 O06 O07 O18 O19 O20 O33 O04 O05 O06 O07 O08 O09 O17 O18 O19 O20 O21 O22 O23 O24 O02 O3 O4 O05 O06 O07 O08 O09 O17 O18 O19 O20 O31 O21 O22 O33 O24 O02 O33 O24 O05 O06 O07 O08 O09 O17 O18 O19 O20 O21 O22 O23 O24 O02 O30 O41 O05 O06 O07 O08 O09 O17 O18 O19 O20	07 07 07 07 07 07 07 07 07 07 07 07 07 0	P28 P29 P22 P23 P24 P25 P26 P27 P28 P29 P02 P03 P04 P05 P06 P07 P08 P09 P10 P11 P12 P13 P14 P15 P16 P17 P02 P03 P04 P05 P06 P17 P02 P03 P04 P05 P10 P11 P12 P13 P14 P15 P16 P17 P02 P03 P04 P05 P06 P17 P02 P03 P04 P05 P06 P17 P01 P12 P13	06 06 08 08 08 08 08 08 08 04 04 04 04 04 04 04 04 04 04 08 08 08 08 08 08 08 08 08	76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107	O21 O22 O23 O24 O02 O03 O04 O05 O06 O07 O08 O09 O17 O18 O19 O20 O21 O22 O23 O24 O02 O03 O04 O05 O06 O07 O08 O09 O17 O18 O19 O20 O21 O22 O23 O24 O02 O03 O04 O05 O06 O07 O08 O09 O17 O18 O19 O20	09 09 09 04 04 04 04 04 04 04 04 04 05 05 05 05 05 05 05	P14 P15 P16 P17 P02 P03 P04 P05 P06 P07 P08 P10 P11 P12 P13 P14 P15 P16 P17 P02 P03 P04 P05 P06 P07 P08 P09 P10 P11 P12 P13	08 08 08 09 09 09 09 09 09 09 09 09 09 14 14 14 14 14 14



## DETAILED PAK DIAGRAM (CPU 3.11)

### SHIFT NETWORK RANKS 3 & 4

## SHIFT NETWORK RANK 3

The third rank of the shift network provides for right and left shifts of 4, 8 and 12. The SK register bits 2 and 3 determine whether the output from rank 2 (SN2 0-107) will be shifted by this third rank. RS determines the shift direction, left or right. The shift network third rank output feeds the fourth rank of the shift network.

## SHIFT NETWORK RANK 4

The fourth rank of the shift network provides for right and left shifts of 1, 2 and 3. The SK register bits 0 and 1 determine whether the output from rank 3 (SN3 0-107) will be shifted by this fourth rank. RS determines the shift direction, left or right.

The fourth rank also provides the right shift capabilities for bits 108-113. Compare/move operations, using a maximum shift count of 54, require that the last characters from bit positions 48-53 are gated to bits 108-113. The SK register bits 1 and 2 determine whether the output from rank 1 (S2A 48-53) will be shifted to bits 108-113 by this fourth rank.


## SHIFT NETWORK LOGIC LAYOUT

The FH modules perform the right and left shifts for the upper 60 bits (48-107) from the C register. The lower 48 bits (0-47) from C can be right shifted only. This shifting occurs on the FL modules. An FL module also performs the right shift of bits 48-53 to rank 4 bits 108-113.

Left shifts are circular with the high order bits starting at 107, reentering at bit 48. Only the upper 60 bits may be left shifted (FH modules). The entire 114 bits may be right shifted. Right shifts are end off with sign extension.

TABLE 5-2-12. CPU 3.11 KEY TEST POINTS

	FH/	FL	FH/I	FL		FH/	FL	FH/	FL		FH/1	FL	FH	H/FL
BIT NO.	PAK LOC.	SN2 (IN)	PAK LOC.	SN3 (IN)	BIT NO.	PAK LOC.	SN2 (IN)	PAK LOC.	SN3 (IN)	BIT NO.	PAK LOC.	SN2 (IN)	PAK LOC.	SN3 (IN)
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37	Q22 Q23 Q23 Q22 Q23 Q23 Q22 Q23 Q22 Q23 Q24 Q25 Q24 Q25 Q24 Q25 Q25 Q27 Q26 Q27 Q27 Q27 Q27 Q27 Q27 Q27 Q27 Q27 Q27	07 07 05 05 09 09 06 06 08 07 07 05 09 09 06 06 08 08 07 07	R22 R22 R22 R22 R22 R23 R23 R23 R23 R23	07 05 06 09 08 07 05 06 09 08 07 05 06 09 08 07 05 06 09 08 07 05 06	38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75	Q28 Q29 Q29 Q28 Q29 Q28 Q29 Q28 Q29 Q33 Q04 Q05 Q02 Q03 Q04 Q05 Q02 Q03 Q04 Q05 Q07 Q08 Q09 Q06 Q07 Q08 Q09 Q08	05 05 09 09 06 06 08 08 04 04 04 04 08 08 09 09 09 14 14 14 04 04 04 04 04 09 09 09 09 09	R28 R28 R28 R29 R29 R29 R29 R29 R02 R02 R02 R02 R03 R03 R03 R03 R04 R04 R04 R05 R05 R05 R06 R06 R06 R06 R07 R07	06 09 08 07 05 06 09 08 09 14 04 08 09 14 04 08 09 14 04 08 09 14 04 08 09 14 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08 09 16 08	76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107	Q06         Q07         Q08         Q099         Q10         Q11         Q12         Q13         Q10         Q11         Q12         Q11         Q12         Q11         Q12         Q13         Q14         Q15         Q15         Q15         Q17         Q17         Q17         Q18         Q19         Q10         Q11         Q10         Q11         Q10         Q11         Q10         Q11         Q10         Q10	14 14 14 14 04 04 08 08 08 08 09 09 09 14 14 14 04 04 04 08 08 08 08 09 09 09 09	R09 R09 R09 R10 R10 R10 R11 R11 R11 R12 R12 R12 R13 R13 R13 R14 R14 R14 R15 R15 R15 R16 R16 R16	04 08 09 14 04 08 09 14 04 08 09 14 04 08 09 14 04 08 09 14 04 08 09 14



# DETAILED PAK DIAGRAM (CPU 3.12)

## I3, I3 COMPLEMENT CONTROL

# I3 SELECTOR

The I3 selector provides 18-bit input selection to the I3 complement control. Inputs to I3 are received from the following circuits:

Normalize Network NN 0-5	CPU 2.8
I39 0-17	CPU 2.28
K 0-14, U3 0-2	CPU 2.1
A Register 0-17	CPU 2.2
B Register 0-17	CPU 2.2
IO Selector 0-17	CPU 2.3
X Register 0-17	CPU 2.2
X Register $48-57,\overline{58}$	CPU 2.2

Selection through I3 is enabled by generation, at the GC modules, of the appropriate select command (e.g., SELBI3 selects B through I3 to the I3 complement control). If no selection is made, zeros are gated through 13.


## 13\_ COMPLEMENT CONTROL

The I3 complement control allows the I3 output to be complemented before it is sent to I2 and the E register. COMI3 from the GC module allows I3 to be complemented.

TABLE 5-2-13. CPU 3.12 KEY TEST POINTS

	FY	?	
BIT NO.	PAK LOC	10 (IN)	13
00	D13	14	06
01	D13		04
02	D14	14	06
03	D14		04
04	D15	14	06
05	D15		04
06	D19	14	06
07	D19		04
08	D20	14	06
09	D20		04
10	E14	14	06
11	E14		04
12	E15	14	06
13	E15		04
14	E19	14	06
15	E19		04
16	E20	14	06
17	E20		04

BIT NO.	PAK LOC	X (IN)
48	D13	12
49	D13	11
50	D14	12
51	D14	11
52	D15	12
53	D15	11
54	D19	12
55	D19	11
56	D20	12
57	D20	11



### DETAILED PAK DIAGRAM (CPU 3, 13)

# F REGISTER, E REGISTER 12, F ADDER

### F REGISTER

The F register and E register together serve as input feeders to the F adder. The F register also functions as the output register for results from the F adder. Input to F is from 12. The output of F feeds the F adder and the F register fanouts which distribute the results computed in the F adder.

### 12 SELECTOR

The I2 selector provides 18-bit selection of data from I3 or the F adder to the F register. I3I2 controls selection of I3 through I2 to F. The absence of I3I2 allows the F adder to be selected through I2 to F. The generation of I3I2 from GC module F12 also generates ENABF from the same GC module. This allows I3 data to be selected through I2 and automatically gated into F.

## F ADDER


The F adder consists of a high speed arithmetic logic unit (ALU) capable of performing both arithmetic and logical functions. Arithmetic logic operations are selected by the FAS 0-3, FAM signals. Group carry propagate (FP0003 - FP1619) and carry generate

(FG0003 - FG1619) signals from the F-ALU are sent to the first stage carry look-ahead control on FA module G12. The first stage carry look-ahead provides internal carry signals (FC0407 - FC1619) back to the F-ALU. The first stage carry look-ahead also provides group propagate (FP0015, FP0420) and end around carry (FEAC) signals to the second stage carry function control on FB module H13. The carry function control provides the end around internal carry signal (FC0003) back to the F-ALU, and distributes end around carry (FEAC) to the processor controls.

In its normal operation, the F adder performs a ones complement full add operation for: increment instructions (CPU 3.21), normal jump, return jump instructions (CPU 3.18, 3.19), compare/move address sequence calculations (CPU 3.33-3.37); also P register advancement, addition of RA to the absolute memory address for initial start, and full RNI operations. In addition, the F adder performs various functions for exponent manipulation or ones counter for FAD/FMD instructions (CPU 3.24, 3.25, 3.26).

### E REGISTER

The E register and the F register together serve as input feeders to the F adder. The E register receives its input from I3. Its output feeds the F adder.



### DETAILED PAK DIAGRAM (CPU 3.14)

### RNI SEQUENCE

The RNI sequence controls the operations necessary to initially start the CPU following an exchange jump, and performs RNIs for subsequent instructions to be executed.

RNIs are referred to as an initial start RNI, a full RNI, or a parcel RNI. An initial start RNI is enabled by the following conditions:

1.	EXJONC . 2EX814	Exchange Jump Exit
2.	NESETR	Normal ECS Exit
3.	NJPEX1	Normal Jump Condition Met
4.	NRTJEX	Return Jump Exit
5.	NCMUEX	CMU Exit

An initial start RNI obtains a new 60-bit instruction word from central memory. A full RNI is similar in operation to an initial start RNI in that a new 60-bit instruction word is obtained from central memory; however, a full RNI is initiated between execution of the first and

second instructions of the word being processed. A parcel RNI obtains the next 15-bit parcel for execution within a 60-bit instruction word. A parcel RNI is initiated when a sequence exit (SEQEXT) is present along with the condition of ADVP. This indicates that an additional parcel is available for execution within the current instruction word.

## PARCEL COUNTER

The parcel counter located on the GL module is a 2-bit counter that is incremented sequentially through counts of 0, 1, 2 and 3. The counts correspond to the four parcels of each central memory instruction word, and provide gating controls to selector U2. The counter is advanced during each RNI sequence to enable the entrance of the next 15-bit parcel into the instruction translation network. If a translated parcel is found to be part of a 30-bit instruction, the parcel counter will be incremented to ensure that K is not taken as the next instruction.

то T50 TIOO T150 T200 / RNIII4 BJI14 RNI64 RNII64 RNIA DR117 NOTE: DATA READY IS RECEIVED 50 NS BEFORE ENABLE AGE D D F PCEQO + RNI WAIT II PARCEL CNTR (AØR) MEMREQ IF: ADVP EXCHANGE JUMP EXIT NOTE: CPU WAITS UNTIL CHC SENDS ACCEPT RESPONSE AT WHICH TIME THE RHI WAIT I FF IS RESET IF: ADVP NRTJEX-00 OR ECS EXIT (014, 012) CMU EXIT SET RNI WAIT I FF SET RNI FF SET RNI FF (464-467) SET RUN \* INITIAL START FF INITIAL START FF NOTE: EXIT TO COMMON TIME 64
IF: RUN-INITIAL START
-BLCCOM CLEAR PC CNTR IF "INTSRT" NOTE: EXIT TO COMMON TIME 64
IF: ADVP-RUN-BLCCOM MITTIAL STATE TERM NAME COMMAND OR FUNCTION COMMAND OR FUNCTION COMMAND OR FUNCTION COMMAND OR FUNCTION DPD NO TERM NAME DPD NO TERM NAME COMMAND OR FUNCTION DPD NO TERM NAME COMMAND OR FUNCTION DPD NO TERM NAME DPD NO TERM NAME RNI-T14 100.ST01 RNI-T114 NDR114 NRIXX4 ENABF AØR 14 17 17 FORCEX SEQEXT [INTSRT:RIWTII] RESET RNI MAIT II FF 14 .SI02 14 13 NR1164 14 14 RIWTII ENABLE F RGTR INITIAL START FF SET BY: ENABLE SEQ EXIT \$100 RNI-TE4 NRHIX4 CEMREO RNI-T14 14 14 12 12 MEMREO 1) CHU EXIT "NCHUEX" NRNE4A RNI-T114 ENABLE U3 RGTR 14 DR64 U2U3 NRNIX4 SL1013 10 ---- 13 RI114 Enabør EMBADT CLOCK ADRS XIIIT 17 2) EXCHANGE JUHP EXIT ENU1 ENABLE U1 RGTR 16 [ADVP]
[RUM·BLCCOR]
(RRI EXIT TO COMMON TIME) RNI-T14 14 TEST AØR ENABLE E RGTR \$11013 12 13 ENABE RNI-T114 "2EX814 · EXJONC" 14 14 RNI14 ENABE ENABLE E RGTR ENBP ENABLE P RGTR RUN HINSRT BLCCOM RNI-164 14 14 3) ECS EXIT "NESETR" [INTSRT] CLEAR PARCEL COUNTER RNI-T114 RNI-T14 [ADVP] 14 14 13 13 NRIXX 14 13 4) NORMAL JUMP EXIT CONDITION MET "NJPEX1" ENABLE F RGTR CLERPC 14 NRN14 FNARF CLR F SCLRF 5) RETURN JUNP EXIT FROM SF00 OO CEJ ENABIFD OR 010 RNI-T14 14 13 13 NRNE14 RNI EXJ FIF NCLRF CLRFOO RNI-T14 [ADVP] RNI14 RNIEXT 14 14 RNI EXIT TO COMMON TIME) [PCEQ + RNTII] RN1 · TO U2U3 ENABLE U3 RGTR 14 P. + RA IS XNITTED AS A MEMORY LEGUEST F ARE WAITING FOR DATH LEHDY 34570 D INSTRUCTION FLOW 19981800 INITIAL START RNI 5-2-30-2 FIGURE .5-2-I

ji.

```
1. EXCH JUMP EXIT — SETS INITIAL START AND EXCHAPAGE EXT

2. EXCH EXIT GENERATES RIVERY (FULL RNI)

3. RNITUY - RNIIIY CLEAR ADVANCE P, SET RNIWAT I ANNO, SET RUN, CLEAR P.C.

4. RNIICY - REQUEST MEMORY

5. ACCEPT CLEARS WAIT I

6. DATA READY GENERATES FORCEX

7. FORCEX GENERATES SEQEXT WHICH CLEARS INITIAL START

8. FNI TOO AND THY U2 -> U3 (RATWAIT - PC=0'= RNIWAT + PC=0)

9. PARCEL RNI GENERATES RNIEXT WHICH SETS COMTSO, TOY

10. COMTSO AWANCE P.C. PC=1)


11. COMTGY SET ADVANCE P. START SEQUENCE

12. SEQUENCE EXIT RN TOO, THY WITH ADVANCE P SET = FULL RNI

13. CREAR ADVANCE P, REQUEST MEMORY, SET COMTSO, TCY, SET WAIT I, II

14. SEQUENCE EXIT, RNI TOO, 14, PARCEL RNI (PC=0 GATE THAT MAKES TO ADV PSET?)
```

RNI SER




## DETAILED PAK DIAGRAM (CPU 3.15)

## COMMON TIME SEQUENCE

The common time sequence controls the initial operating conditions of each of the instruction sequences. Common time 50/64 is initiated by RNIEXT, and provides instruction translation and decoding operations to initiate the appropriate control sequence for execution. Common time 0/14 is initiated by COMEXT, and provides controls to return the results of an instruction to a selected B or X register.

The common time sequence timing chain is contained on the GT module. At common time 50, ADVPC1 is generated to update the parcel counter pointing to the next 15-bit instruction. Common time 64 (COMT64) enables the function decode translator circuits located on the GU module. The GU module provides a decode of the instruction in U3, and generates the appropriate GO signal to the control sequence for the instruction type decoded.



# DETAILED PAK DIAGRAM (CPU 3,16)

## ACCEPT SEQUENCE


The accept sequence consists of a timing chain and control that are enabled by CMC data ready (DARDY). Data ready is sent 50 ns ahead of output data from CMC. The accept sequence generates control signals that enable the acceptance of data.

NDR50 selects operand register Xi for receipt of a data operand as the result of an increment read memory reference.

DR64 enables an RNI initial start sequence exit (FORCEX) after receipt of a new 60-bit instruction word.

CMDRM is used by the compare/move control. It indicates receipt of a data word to allow start of the data sequence.

When an address out of range fault occurs, NARIII from the AOR sequence forces the start of a false accept sequence. Setting of the CLR CR9 FF (CPU 3.17) during AOR ensure that zeros are gated to the CR9 register.



### DETAILED PAK DIAGRAM (CPU 3.17)

### AOR SEQUENCE

The AOR sequence timing located on the GL module is enabled when an address out of range condition is detected. Address out of range may be detected as a result of one of the following conditions:

- 1. Increment read address out of range
- 2. Increment write address out of range
- 3. RNI or branch out of range
- 4. Compare/move instruction with:
  - (a) C1 or C2 > 9, or
  - (b) K1 or K2 address out of range
- 5. ECS address out of range check.


The AOR sequence aborts the out of range memory request, the compare/move, or ECS instruction and sets the clear CR9 FF. This allows for the transfer of zeros from CR9 to the selected X register when an address out of range occurs on an increment read instruction. Blocking the memory request also prevents a write operation on an increment write instruction. Address out of range sets bit 48 of the error exit register (CPU 3.4). If the corresponding exit mode register selection was also made, exit condition sensed (ECONDS) enables setting the error exit FF at sequence exit time.

### ERROR EXIT RESPONSES

The error exit FF, also located on the GL module, is set at sequence exit time when one of the following error conditions is detected:

- 1. Exit condition sensed (ECONDS)
  - (a) Bit 48 Address out of range
  - (b) Bit 49 Infinite condition
  - (c) Bit 50 Indefinite condition
  - (d) Bit 51 Flag operation parity error condition
  - (e) Bit 52 CMC input parity error condition
  - (f) Bit 53 CM data parity error condition
- 2. Illegal instruction
- Breakpoint sensed
- 4. 30-bit Illegal FF.

Setting of the error exit FF clears the U3 instruction register and enables a return jump error exit sequence (CPU 3.19).



## DETAILED PAK DIAGRAM (CPU 3.18)

## NORMAL JUMP SEQUENCE

The normal jump sequence controls the operations necessary to perform the following instructions:

02ixk	Jump to (Bi) + K
030jk	Branch to K if (Xj) = 0
031 jk	Branch to K if $(Xj) \neq 0$
032jk	Branch to K if (Xj) Positive
033jk	Branch to K if (Xj) Negative
034jk	Branch to K if (Xj) in Range
035jk	Branch to K if (Xj) Out of Range
036jk	Branch to K if (Xj) Definite
037jk	Branch to K if (Xj) Indefinite
04ijk	Branch to K if (Bi) = (Bj)
05ijk	Branch to K if $(Bi) \neq (Bj)$
06ijk	Branch to K if $(Bi) \ge (Bj)$
07ijk	Branch to K if (Bi) < (Bj)


The 02 instruction performs an unconditional jump to the address specified by the contents of index register Bi, plus the K portion of the instruction. The branch address is K when i=0.


The conditional jump instructions 030-037, 04-07 branch to address K if the jump condition specified by the instruction is met. Jump conditions are defined as follows:


02	Unconditional
030	Xj = All "1's" or "0's" (60 bits)
031	$Xj \neq All "1's" \text{ or "0's" (60 bits)}$
032	XSRI (Xj Positive)
033	XSR1 (Xj Negative)
034	Xj $\exp \neq 3777 + 4000$ (Xj in Range)
035	Xj exp = 3777 + 4000 (Xj Out of Range)
036	$Xj \exp \neq 1777 + 6000$ (Xj Definite)
037	Xj exp = 1777 + 6000 (Xj Indefinite)
04	Bi = Bj All Pass . EAC
05	Bi ≠ Bj All Pass + EAC
06	$Bi \ge Bj \cdot BSR1 \cdot \overline{BSR2} + BSR1 = BSR2 \cdot F NEGATIVE$
07	$Bi < Bj$ $\overline{BSR1}$ . $BSR2 + BSR1 = BSR2$ . F POSITIVE


A successful test of a specified jump condition effects an RNI initial start operation. The next instruction is executed at address K after RA has been added. An unsuccessful test of the jump condition causes a sequence exit which effects an RNI for the next instruction in the current program.

A jump to an address out of range enables the AOR sequence (CPU 3.17). The CPU response is dependent on whether the appropriate exit mode selection was made and the monitor flag /MEJ/CEJ condition.









### DETAILED PAK DIAGRAM (CPU 3.19)

### RETURN JUMP SEQUENCE

The return jump sequence controls operations necessary to perform the following instructions:

00xxx Monitor Stop (Error Exit to MA)

010xK Return Jump to K

013jK Central Exchange Jump

### RETURN JUMP 010

The 010 instruction stores an unconditional jump instruction (0400) to the current program address plus one (P+1) in the upper half of memory location K+RA, then branches to K+1+RA for the next instruction.

A jump to an address out of range enables the AOR sequence (CPU 3.17). The CPU response is dependent on whether the appropriate exit mode selection was made and the monitor flag /MEJ/CEJ condition.

## CENTRAL EXCHANGE JUMP 013

The 013 instruction is enabled or disabled by the MEJ/CEJ switch on the dead start panel. If the switch is enabled, the return jump sequence allows the processor to send an exchange request (EXJREQ) to CMC. CMC then responds with request exchange (REQEXJ), which enables the exchange jump sequence (CPU 3.20) and unconditionally exchange jumps the CPU, regardless of the state of the monitor flag bit. However, instruction action differs depending on whether the monitor flag bit is set or clear:

## Monitor Flag clear

The exchange sequence (CPU 3.20) makes the starting address for the exchange from the 18-bit monitor address register (MA). During the exchange, the monitor flag bit is set.

### Monitor Flag set

The exchange sequence (CPU 3.20) takes the 18-bit starting address formed by adding K to the contents of Bj during the return jump sequence. During the exchange, the monitor flag bit is cleared.

If the MEJ/CEJ switch is in the disable position, the 013 instruction is illegal. The return jump sequence detects the illegal condition. NSETIL sets the illegal FF (CPU 3.27). The illegal FF, in turn, sets the error exit FF (CPU 3.17). Error exit clears the U3 instruction register and forces a return jump error exit sequence.

### MONITOR STOP (Error Exit to MA) 00

The 00 instruction is enabled or disabled by the MEJ/CEJ switch on the dead start panel. The return jump sequence is enabled by an instruction decode of 00, or by an error exit that caused the U3 register to be cleared and thus forced an instruction decode of 00. With the MEJ/CEJ switch in the disable position, the processor has no central exchange or monitor exchange jump capability, so the return jump sequence clears the run FF and stops the processor.

In the enable position, the processor has the exchange jump capability, so the 00 instruction is executed in two passes through the return jump sequence.

The first pass records at RA a monitor stop instruction (00), the exit condition bits (EE), and the program address at exit time in the following format:

### Store at RA

00 00 xxxxxx 0000000000 Error P Register bits (Program Address)

The return jump sequence then waits until CMC responds with an accept. Since the return jump wait FF is set, accept allows setting the RNI initial start FF by generating NRTJEX (CPU 3.16). The RNI sequence, using the P register cleared to zeros during the first return jump pass, reads the 00 instruction at RA. The 00 instruction enables the return jump sequence for the second pass. The second pass generates exchange request (EXJREQ) if the monitor flag is clear. If the monitor flag is set, the run FF is cleared and the CPU stops.

The error response conditions with MEJ/CEJ enabled and monitor flag set or clear, or MEJ/CEJ disabled, are detailed tables 5-2-14 and 5-2-15.



# TABLE 5-2-14. ERROR RESPONSE WITH MEJ/CEJ ENABLED, MF SET

Error Response					
Exit Mode Selected	Exit Mode Not Selected				
1. Execute the illegal instruction as if it were a pass.	1. Fxecute the illegal instruction as if it were a pass.				
2. Stop CPU.	2. Stop CPU.				
<ol><li>Store P and exit condition bits at RAC.</li></ol>	3. Store P and exit condition bits at RAC.				
4. Clear P.	4. Clear P.				
Read all zeros to the selected     X register.	Read all zeros to the selected     X register.				
2. Stop CPU.	2. Continue execution.				
<ol><li>Store P and exit condition bits at RAC.</li></ol>					
4. Clear P.					
<ol> <li>Block write operation, contents of CM is unchanged.</li> </ol>	Block write operation, contents of CM is unchanged.				
2. Stop CPU.	2. Continue execution.				
<ol> <li>Store P and exit condition bits at RAC.</li> </ol>					
4. Clear P.					
1. Stop CPU.	1. Stop CPU.				
<ol><li>Store P and exit condition bits at RAC.</li></ol>	2. Store P and exit condition bits at RAC.				
3. Clear P.	3. Clear P.				
1. Condition (a) causes instruction to execute as pass. Condition (b) causes instruction moves or compares up to the point of address out of range. 2. Stop CPU. 3. Store P and exit condition at RAC. 4. Clear P.	1. Condition (a) causes instruction to execute as pass. Condition (b) causes instruction moves or compares up to the point of address out of range.  2. Continue with next 60-bit instruction.				
	Exit Mode Selected  1. Execute the illegal instruction as if it were a pass.  2. Stop CPU.  3. Store P and exit condition bits at RAC.  4. Clear P.  1. Read all zeros to the selected X register.  2. Stop CPU.  3. Store P and exit condition bits at RAC.  4. Clear P.  1. Block write operation, contents of CM is unchanged.  2. Stop CPU.  3. Store P and exit condition bits at RAC.  4. Clear P.  1. Stop CPU.  2. Stop CPU.  3. Store P and exit condition bits at RAC.  4. Clear P.  1. Condition (a) causes instruction to execute as pass.  Condition (b) causes instruction moves or compares up to the point of address out of range.  2. Stop CPU.  3. Store P and exit condition at RAC.				


	Frror Response					
Error Condition	Exit Mode Selected	Fxit Mode Not Selected				
Exit condition bit 48 set by an ECS address range check	1. Force ECS instruction to execute as a pass instruction.	Force ECS instruction to execute as a pass instruction.				
	2. Stop CPU.	2. Exit to next 60-bit word.				
	<ol> <li>Store P and exit condition bits at RAC.</li> </ol>	3. Continue execution with next 60-bit word.				
	4. Clear P.					
Infinite condition (bit 49)	1. Stop CPU.	1. Continue execution.				
Indefinite condition (bit 50) ECS flag register parity (bit 51) CMC input error condition (bit 52)	<ol><li>Store P and exit condition bits at RAC.</li></ol>					
CM data error condition (bit 53)	3. Clear P.					
CMC input error condition (bit 52)	Block write operation, contents of CM is unchanged.	Block write operation, content     of CM is unchanged.				
	2. Stop CPU.	2. Continue execution.				
•	3. Store P and exit condition bits at RAC.					
	4. Clear P.					
00 instruction	1. Stop CPU.	1. Stop CPU.				
	2. Store P and exit condition bits at RAC.	2. Store P and exit condition bit at RAC.				
	3. Clear P	3. Clear P.				
Breakpoint signal from CMC (refer to breakpoint notes)	1. Execute remaining parcels of 60-bit word currently executing.	Fxecute remaining parcels of 60-bit word currently execution.				
	2. Stop CPU.	2. Stop CPU.				
	3. Store P and exit condition bits at RAC.	3. Store P and exit condition bit at RAC.				
	4. Clear P.	4. Clear P.				

MONITOR FLAG.


TABLE 5-2-15. ERROR RESPONSE WITH MEJ/CEJ ENABLED, MF CLEAR


	Error Response					
Error Condition	Exit Mode Selected	Exit Mode Not Selected				
Illegal instruction	<ol> <li>Execute the illegal instruction as if it were a pass.</li> </ol>	<ol> <li>Execute the illegal instruction as if it were a pass.</li> </ol>				
	2. (Stop CPI)	2. Stop CPU.				
	3. Store P and exit condition bits at RAC.	3. Store P and exit condition bits at RAC.				
	4. Clear P.	4. Clear P.				
	<ol> <li>Exchange jump to MA and set MF.</li> </ol>	<ol><li>Exchange jump to MA and set MF.</li></ol>				
Exit condition bit 48 set by an increment read of an address	<ol> <li>Read all zeros to the selected X register.</li> </ol>	<ol> <li>Read all zeros to the selected X register.</li> </ol>				
out of range	2. Stop CPU.	2. Continue execution.				
	<ol><li>Store P and exit condition bits at RAC.</li></ol>					
	4. Clear P.					
	<ol> <li>Exchange jump to MA and set MF.</li> </ol>					
Exit condition bit 48 set due to an increment write of an address	<ol> <li>Block write operation, contents of CM is unchanged.</li> </ol>	<ol> <li>Block write operation, contents of CM is unchanged.</li> </ol>				
out of range	2. Stop CPU.	2. Continue execution.				
	<ol><li>Store P and exit condition bits at RAC.</li></ol>					
	4. Clear P.					
	5. Exchange jump to MA and set MF.					
Exit condition bit 48 set due to	1. Stop CPU.	1. Stop CPU.				
an RNI or branch address out of range	<ol><li>Store P and exit condition bits at RAC.</li></ol>	2. Store P and exit condition bits at RAC.				
	3. Clear P.	3. Clear P.				
	4. Exchange jump to MA and set MF.	4. Exchange jump to MA and set MF.				
Exit condition bit 48 set on CMU instruction a. C1 or C2 > 9 b. K1 or K2 address out of	Condition (a) causes instruction to execute as pass.     Condition (b) causes instruction moves or compares up to the point of address out of range.	Condition (a) causes instruction to execute as pass.     Condition (b) causes instruction moves or compares up to the point of address out of range.				
range	2. Stop CPU.	2. Continue with next 60-bit				
	3. Store P and exit condition at RAC.	instruction.				
	4. Clear P.					
	<ol> <li>Exchange jump to MA and set MF.</li> </ol>					


	Error Res	nonsi
Error Condition	Exit Mode Selected	Fxit Mode Not Selected
Exit condition bit 48 set by an ECS address range check	<ol> <li>Force ECS instruction to execute as a pass instruction.</li> <li>Stop CPU.</li> <li>Store P and exit condition bits at RAC.</li> <li>Clear P.</li> <li>Exchange jump to MA and set MF.</li> </ol>	1. Force ECS instruction to execute as a pass instruction. 2. Continue execution with next 60-bit word.
Infinite condition (bit 49) Indefinite condition (bit 50) ECS flag register parity (bit 51) CMC input error condition (bit 52) CM data error condition (bit 53)	1. Stop CPU. 2. Store P and exit condition bits at RAC. 3. Clear P. 4. Exchange jump to MA and set MF.	1. Continue execution.
CMC input error condition (bit 52)	1. Block write operation, contents of CM is unchanged. 2. Stop CPU. 3. Store P and exit condition bits at RAC. 4. Clear P. 5. Exchange jump to MA and set MF.	Block write operation contents of CM is unchanged.     Continue execution.
00 instruction	1. Stop CPU. 2. Store P and exit condition bits at RAC. 3. Clear P. 4. Exchange jump to MA and set MF.	Stop CPU.     Store P and exit condition bits at RAC.     Clear P.     Exchange jump to MA and set MF.
Breakpoint signal from CMC (refer to breakpoint notes)	Execute remaining parcels of 60-bit word currently executing.     Stop CPU.     Store P and exit condition bits at RAC.     Clear P.     Exchange jump to MA and set MF.	Execute remaining parcels of 60-bit word currently executing     Stop CPU.     Store P and exit condition bits at RAC.     Clear P.     Exchange jump to MA and set MF.





8		7		6		5	▼*	4		<u></u>	3		2	1		1	7
				1		1		,		RNII4		<b>_</b>					
				NOTE: CMC RESI WRITE REQUEST IS WHIEN REQUEST IS	WITH "ACCEPT"	1 1 1		1	NOTE	: REFER TO RMI SEQ	1 1 1 1						
				I I ACCEPT		→ CR9	EXIT RTJ ENABLE INITIAL START RNI SEQ	! !	TINIT	: REFER TO RNI SEQ NG (CPU 213) FOR IAL START SEQ FLOW	! ! !						1
						1 1 . 1		1 1 1		,	1 1 1						
				1 1 1		1 1 1		1		•	; ; ;						-
				! !		! ! !				RESET RTJ WA	NT FF 1						
				! 1 4 !		1 1 1		1			; ; ;						
									RT	TJ WAIT FF	7						
				! ! !													
						TERM NA ACCEP2 HRTJEX	ME COMMAND OR FUNCTION  RTJ WAIT FF ENABLE INITIAL STAR RNI SEQ		TERM NAME RN114 NRNE4A	COMMAND OR FUNCTION	ON DPD NO						
							RNI SEO										
						`											١
																	-
										-							
						l			İ								
											25	ONTROL DATA	INSTRUCTION SEQUENCE : I INSTRUCTION :	FLOW	(Part 2 o		A A
ets 136-3 200-1374 <b>8</b>	· 	7	<del></del>	6		5	•			1	3	CAMADIAN DEVELOPMENT DIVISION	INSTRUCTION 2	: 010		- 5 5-2-40-	4











### DETAILED PAK DIAGRAM (CPU 3.20)

### EXCHANGE SEQUENCE

An exchange jump can be issued from either the PPU or the CPU. An exchange jump interrupts the processor and causes it to exchange a 16-word package in central memory with the CPU registers. The package which the CPU receives contains all the initial operating parameters, and the package received by memory contains all the present operating parameters.






Figure 5-2-9. Exchange Package


The exchange sequence generates the necessary control signals to implement the exchange of data between the CPU and CMC. It also provides the internal controls to: enter the contents of the exchange package, interrupt the program currently being executed, and exchange the operating registers and control parameters with those of another program without information loss.

Whether the exchange request was first initiated by the CPU in response to a 013, 00/error exit instruction, or from the PPU, the exchange sequence is initiated by REQEXJ from CMC. An OK exchange signal (NOKEXJ) is returned to CMC when the parcel count = 0 at instruction exit or the CPU is stopped. These conditions ensure that all instructions of the last 60-bit word have been executed before initiating the exchange.

At the CPU, the exchange takes 1.4 usec to complete.







#### DETAILED PAK DIAGRAM (CPU 3.21)

## INCREMENT SEQUENCE

The increment sequence controls the ones complement addition and subtraction of 18-bit fixed point operands for increment instructions 50-77, and controls the formation of 60-bit ones complement sum and difference values for integer instructions 36 and 37.

# INCREMENT INSTRUCTIONS

50ijK	Set Ai to (Aj) + K
51ijK	Set Ai to (Bj) + K
52ijK	Set Ai to (Xj) + K
53i jk	Set Ai to $(Xj) + (Bk)$
54 i jk	Set Ai to (Aj) + (Bk)
55ijk	Set Ai to (Aj) - (Bk)
56ijk	Set Ai to (Bj) + (Bk)
57ijk	Set Ai to (Bj) - (Bk)
	51ijK 52ijK 53ijk 54ijk 55ijk 56ijk

The 5x instructions perform a ones complement addition or subtraction of 18-bit operands. The 18-bit result is stored in address register Ai. Overflow is ignored, but an address range fault may result from overflow.

The first operand from the Aj, Bj or Xj register is selected at common time 64 and sent to the E register. For an operand selected from Xj, only the truncated lower 18 bits of the 60-bit word are sent to E.

The second operand selected at INC114 time from the Bk register or the K portion of the instruction itself (K = 18-bit signed constant) is sent to the F register. Selection of K causes the ADVPC2 signal to be generated (CPU3-12) which, in turn, advances the parcel counter. The parcel counter will thus point to the next 15-bit instruction.

Addition or subtraction (by complement addition) of the two operands is performed through the F adder at INC164 time. The results are sent to the F register, and from F to the selected Ai register. If Ai  $\neq 0$ , a range test is performed on the quantity in the F register at INC214 time to determine if the program range limits have been exceeded.

A reference is made to central memory using the newly created absolute address plus the reference address from RA. The type of reference made is a function of the i designator value.

i = 0	No Memory Reference
i = 1-5	Read from Memory to Xi
i = 6.7	Write into Memory from Xi

If the range test detected an address out of range condition, the following occurs independently of the exit mode selection.

	If i = 1-5:	Xi is loaded with all zeros from CR9 and the contents of memory location Ai are unchanged.
	If i = 6 or 7:	Xi retains its original contents and the contents of memory location Ai are unchanged.
SET B:	60ijK	Set Bi to (Aj) + K
	61 i jK	Set Bi to (Bj) + K
	62ijK	Set Bi to (Xj) + K
	63ijk	Set Bi to (Xj) + (Bk)
	64ijk	Set Bi to (Aj) + (Bk)
	65ijk	Set Bi to (Aj) - (Bk)
	66ijk	Set Bi to (Bj) + (Bk)
	67ijk	Set Bi to (Bj) - (Bk)

The 6x instructions perform a ones complement addition or subtraction of 18-bit operands. The 18-bit result is stored in increment register Bi. An overflow condition is ignored.

Operands for the 6x instructions are obtained in the same manner as described for the 5x instructions. A memory reference is not performed.

SET X:	70ijK	Set Xi to (Aj) + K
	71 i jK	Set Xi to (Bj) + K
	72ijK	Set Xi to (Xj) + K
	73ijk	Set Xi to (Xj) + (Bk)
	74ijk	Set Xi to (Aj) + (Bk)
	75ijk	Set Xi to (Aj) - (Bk)
	76ijk	Set Xi to (Bj) + (Bk)
	77ijk	Set Xi to (Bj) - (Bk)

The 7x instructions perform a ones complement addition or subtraction of 18-bit operands. The 18-bit result is stored in the lower 18 bits of operand register Xi. The sign of the result is extended to the upper 42 bits of operand register Xi. An overflow condition is ignored.

Operands for the 7x instructions are obtained in the same manner as described for the 5x instructions. A memory reference is not performed. Sign extension is performed by the complement 15 control.

# INTEGER SUM - DIFFERENCE

36ijk Integer Sum of (Xj) and (Xk) to Xi


37ijk Integer Difference of (Xj) and (Xk) to Xi


The 36 instruction forms a 60-bit ones complement sum of the quantities from operand registers Xj and Xk. Xj and Xk operands are considered as signed integers. Xj is sent to the D register, and Xk is sent to the C register. Integer addition is performed in the D adder, and the 60-bit result is stored in the Xi register. Overflow conditions are ignored.

The 37 instruction forms a 60-bit ones complement difference of the quantities from operand register Xj (minuend) and Xk (subtrahend). The 37 instruction allows the Xk complement to be sent to the C register; thus Xk is subtracted from Xj by complement addition through the D adder.


T150 COMT64 1 } 00 D COMMAND OR FUNCTION TERM NAME COMMAND OR FUNCTION DPD NO TERM NAME CØN50 SELXJ 1145 D ADD ------114 114S D ADD ------- 114 1NC214 [FM3637] CØNX00 NI214A I5085 I5064 SELECT XI RGTR ENABLE WRITE STROBE SELX1 COMENX SELECT XJ RGTR 140·141 140.141 0<sub>48-107</sub> - 15<sub>48-107</sub> NCØ64 15185 15285 HIN1X4 21 5 NIN1X4 ENABD 21 5 ENABLE D RGTR ENABLE D RGTR (1554 • 1552 • 1551) 155136 CØMX00 X<sub>0-59</sub> → 15<sub>48-107</sub> NI100 SELECT HIGHER 15164 15264 NINX14 SELECT XK RGTR 3 SXK SELXK ENABLC ENABLE C RGTR В (1554 • 1552 • 1551) NI214A NINEXA 21 21 14 14 N1114 21 EXIT TO COMMON TIME, RNI X<sub>0-59</sub> → 15<sub>48-107</sub> 15185 CØM50 15 8 15285 155236 ENABLE C RGTR (1554 · 1552 · 1551) 15 5 NCØ64 140·141 [FME036] 3.13 21 21 INC114 ISCØ15 NCØ50 Enabd 15 5 ENABLE D RGTR NINX14 ENABLC ENABLE C RGTR 8 INSTRUCTION FLOW SEQUENCE: INCR INSTRUCTION: 36, 37 34570 D 19981800 FIGURE 5 - 2 - 11 PAGE NO. 5-2-44-2 6


.





	то	COMT64	т	50	INCII4	T	100	INCI64	TI	150	INC214	T20	<b>°</b> ]		
				 					•		COMTI-4		3		D
	AJ (60, 64, BJ (61, 66,	67) 13	• E	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	,	E		• I2	<b></b> + F			• 81 <b>6</b>	2		.
				BK (63-67) K (60-6) (60-61)(62) 30 BIT //	23) 13—12—	F F				1 1 1 1 1 1 1					c
	TERM NAME	COMMAND OR FUNCTION	+	TERM NAME	COMP (65 + 67 ONLY)  COMMAND OR FUNCTION	DPD HO	TERM NAME	COMMAND OR FUNCTION	-	TERM NAME	COMMAND OR FUNCTION	DPD NO			•
	COMSO SELXJ SELBJ COMT50 SELAJ COM64 SELXI3 COM813 COM813	SELECT XJ RGTR SELECT BJ RGTR  XI B1 A1  13	15 2 2 15 15 15 15	NI100 SELBK IN114C SELBI3 IN114B SELKI3 ADVPC2 IN114A SCOMI3	SELECT BK RGTR  [63-67]  B ———————————————————————————————————	21 21 21 12 21 12 12 12 21 12	NIHX64 NI164 NIHEXA COMEXT SEQEXT	ENABLE F RGTR EXIT TO COMMON TIME, RAI	21 21 21 14 14	N1200 SELBI CØMXOO COMEND	SELECT BI RGTR ENABLE WRITE STRODE B RGTR	21 2 15 2			В
	NCØ50 Enabe	ENABLE E RGTR	13	N1114 1312 ENABF	13	21 13 13									_
						-							4		
	I		I	II	1	1	<b>l</b> i	I					INSTRUCTION FLOW SEQUENCE I INCR INSTRUCTION : 60, 67	0006 DEFIT. D   DWG. NO. 34570 D   11	





## DETAILED PAK DIAGRAM (CPU 3.22)

## SHIFT SEQUENCE

The shift sequence controls the operations necessary to perform the following instructions:

20ijk	Left Shift (Xi) by jk
21ijk	Right Shift (Xi) by jk
22ijk	Left Shift (Xk) Nominally (Bj) Places to Xi
23ijk	Right Shift (Xk) Nominally (Bj) Places to Xi
24ijk	Normalize (Xk) to Xi and Bj
25ijk	Round Normalize (Xk) to Xi and Bj
26ijk	Unpack (Xk) to Xi and Bj
27ijk	Pack (Xk) and (Bj) to Xi
43iik	Form Mask of ik Bits to Xi

# SHIFT 20, 21

The 20 instruction reads the selected Xi operand and shifts the 60-bit word left circularly by jk bit positions. The bits which are shifted off the upper end are inserted in the lowest order bit positions.

The 21 instruction reads the selected Xi operand and shifts the 60-bit word right with sign extension by jk bit positions.

## NOMINAL SHIFT 22, 23

The 22 instruction reads the selected Xk operand and shifts the 60-bit word either left or right as specified by (Bj). If (Bj) is positive, the data is shifted left circularly by the number of bit positions designated by (Bj). If (Bj) is negative, the data is shifted right with sign extension by the ones complement of the number of bit positions designated by (Bj).

The 23 instruction operates in a manner similar to a 22 instruction except that if (Bj) ispositive right shifts are performed, and if (Bj) is negative left shifts are performed.

When shifting right, if the shift count in F is  $> 177_8$ , gating of the shift network to I5 during SH264 is blocked. A result of zeros is sent to the Xi register.

## NORMALIZE 24, 25

The normalize instruction reads the selected Xk operand and performs a normalize operation on this word, delivering the normalized result back to the Xi register and the normalize count to the Bj register.

Normalization involves left shifting the coefficient until bit 47 is different from the coefficient sign bit. The exponent is decreased by the number of bit positions shifted. The normalize count used to shift the coefficient is developed by the normalize network. The normalize count is sent to the SK register during SH164 to enable the desired shift; it is also sent to the F register for subsequent writing into Bj during common time.

At the beginning of the normalize instruction, the Xj exponent is checked for indefinite or infinite operands. An indefinite or infinite operand causes the Xk operand to be returned to Xj unchanged, and gates zeros to Bj.

The normalize instruction also checks for exponent underflow after the normalize count is subtracted. If underflow is detected, the C register is cleared to zeros before initiating common time. The resulting operand sent to the Xi register will contain a zero exponent and coefficient.

The 25 instruction operates in a manner similar to the 24 instruction, except that bit 107 is set in the C register before sending C to the shift network. This round bit has the effect of increasing the magnitude of the coefficient by one half the value of the least significant bit, after the shift is performed.

In addition to checking for underflow, the 24 instruction checks for a coefficient equal to zero. The end case result, when coefficient equal to zero is detected, is the same as underflow. (See table 5-2-16.)

Complement the shift cand constituted the shift cand is then shifted region and the shift are shift and the shift and the shift are shift as the shift are shifted as the shift are shift as the shift are shift as the shift are shifted as the shift are shift

19981800 A

TABLE 5-2-16. OVERFLOW AND UNDERFLOW CONDITIONS

	OVERFLOW				
INSTRUCTIONS	OVERFLOW CONDITION	RESULT			
Normalize (24, 25)	None				
	UNDERFLOW	,			
INSTRUCTIONS	UNDERFLOW CONDITION	RESULT			
Normalize (24 only)	Initial coefficient = ±0	$X_i = 0000 \ 00_8$ , (Bj) = $60_8$			
Normalize (24, 25)	Final Exponent ≤ -2000 <sub>8</sub>	$X_{i} = 0000 \ 00_{8}$ , (Bj) are correct			
	_	(See Note below.)			
Note: Underflow of Exponent During Normalization: The final (Bj) are the same as if underflow had not occurred. In particular, if the initial coefficient is zero, (Bj) are equal to 608.					


## Error Exit Conditions

If Xk contains an infinite quantity (3777 x....x<sub>8</sub> or 4000 x....x<sub>8</sub>) or an indefinite quantity (1777 x....x<sub>8</sub> or 6000 x....x<sub>8</sub>), an optional exit mode selection is provided. The CPU response is dependent on whether the appropriate exit mode selection was made and the monitor flag /MEJ/CEJ condition.

An exit condition sensed (ECONDS) sets the ERROR EXIT FF (3.17) at the same time as the next RNI sequence is initiated. Error exit clears the U3 instruction register, thus forcing a return jump error exit sequence.

# UNPACK, PACK 26, 27

The 26 instruction reads the selected Xk operand, unpacks this word from the floating point format, and delivers the coefficient to the Xi register and the exponent to the Bj register.



The 60-bit word delivered to the Xi register during common time (COMT00) consists of the lowest 48 bits unaltered from Xk, plus 12 bits equal to the sign bit.


The 18-bit quantity delivered to the Bj register during common time (COMT00) consists of the Xk exponent unbiased and sign extended. Unbiasing the exponent and sign extension is performed through I3 during SH114.


The 27 instruction performs the reciprocal process of the 26 instruction. The unpacked quantities in Xk and Bj are packed in floating point format and delivered to the Xi register.


## MASK 43


The 43 instruction generates a masking word using the 6-bit jk quantity to designate the width of the masking field. The quantity is sent to the SK register. The C register is cleared to zero and sent to the shift network. During the shift period, C is right shifted by the jk quantity in SK. One-bits are forced to the shift network sign extension scheme, thus replacing each shifted zero bit with a one-bit. The completed masking word sent to the Xi register consists of one-bits in the highest order jk bit positions, and zero bits in the remainder of the word.













г	8		7			6			5	• ♥	4		<u> </u>	3	1	2		1	
		TO		COMT64	T	50	SHI14		r100	SHIFT DELAY	SH2I4	150	SH264	T2	00	сомтоо	T250		
D			(25	9)	KSRI		11-	ors.	5-77	95		1 1 1 1 1 1 1 1 1 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Sign	636		D
_	•	X	K	15	ċ		(K.)		1		)	! ! !	15			•H/L			_
		1	COMP			I BJ I I I I I I I I I I I I I I I I I I	12	→ F		, COMP BIAS FI		COEF SIGN (XSRI)	_/	             			1 1 1 1 1 1	4	
С		t 1 1 1 4 1 1				 			3	P ON	12 / 12 / 12 / 12 / 12 / 12 / 12 / 12 /		9	1 1 1 1 1 1			1 1 1 1 1		С
	•				,	,			<u> </u>	J( 164		 		''		·			
		CØM S NCØ I	50 ELXK S 64 5185 5285	[FFE02] SELECT XK RGTR $60-59 \longrightarrow 15_{48}-107$	DPD NO 2 2 2 7 7	SHT100 SELBJ SH114 SHB13 SH114	" "	22 2 22 22	7. C	100		SH264 S15185 SH264 FEXI15	COMMAND OR FUNCTION $c_{48-95} + 15_{48-95}$ $(1554:1552:1551)$ $F_{0-9} + 115_{48-59}$ $F_{10}$ , XSR1	22 8	TERM NAME CONXOO SELXI CONEIIX CONXOO FILSE	COMMAND OR FUNCTION  SELECT XI RGTR ENABLE MRITE STRODE X RGTR  SELECT MIGHER	15 2 2 2 15 10		
В		COM I COM I COM	5436 164 5C85 · ( 5C67 IT64 SR1 · S	(1554·1552·1551) COMP 15 48-107 [1F X59=1] SET XSR1	7 7 7 7 8 8 8	SH1312 ENABF SH114 SH13C	13	22 13 23	l fil			SH264 S15267 SH264 SHENBC SH264 SHNEXT	11548-59 * 1596-107 (1554: 1552: 1551) ENABLE C RGTR ENABLE COMMON TIME, RNI	22 22 22	incoc.	SEECE FROM	10		E
		i i Ce	150 Inablo e	ENADLE C RGTR	8												1		
A											٠								`
				· .		-	······································			·	· * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *			ONTROL UATA CANADIAN DEVELOPMENT DIVISION	INSTRUCTION SEQUENCE: SEQU	FLOW HIFT 27	34570 D OWG. NO. 199818 FIGURE 5-2-19	
CAR	Пом количент з зва зво зах		7	1		6	I		5	<b>A</b>	4		I	3	) {}	SEQUENCE : SINSTRUCTION :	7.13	,  1	





# DETAILED PAK DIAGRAM (CPU 3.23)

## BOOLEAN SEQUENCE

The Boolean	sequence controls the operations necessary to perform	the following
instructions:	•	

### Transmit

· 17ijk

Transmit (Xj) to Xi
Transmit the Complement of Xk to Xi
Logical Product of (Xj) and (Xk) to Xi
Logical Sum of (Xj) and (Xk) to Xi
Logical Difference of (Xj) and (Xk) to Xi
Logical Product of (Xj) and Complement (Xk) to Xi
Logical Sum of (Xj) and Complement (Xk) to Xi

The 10 instruction transfers a 60-bit word from register Xj to register Xi.


The 14 instruction extracts the 60-bit word from operand register Xk, complements it, and transmits the complemented quantity to operand register Xi.


Logical Difference of (Xj) and Complement (Xk) to Xi


The 11-13 instructions perform the logical product (AND function), logical sum (inclusive OR function), and logical difference (exclusive OR function) of 60-bit words from operand registers Xj and Xk, and place the result in operand register Xi.


The 15-17 instructions perform the logical product (AND function), logical sum (inclusive OR function), and logical difference (exclusive OR function) of the 60-bit quantity from operand register Xj and the complement of the 60-bit word from operand register Xk, and place the result in operand register Xi.

The arithmetic operations for instructions 11-17 are performed by the D adder. The Boolean sequence controls the logical operation codes sent to the D adder which, in turn, directs the D adder ALU to perform the required logical operation.











# DETAILED PAK DIAGRAM (CPU 3.24, 3.25, 3.26) FLOATING POINT ADD SEQUENCE (FAD)

The FAD sequence controls the operations necessary to perform the sum or difference of two floating point quantities in Xj and Xk. The packed result is returned to the Xi register.

The floating point instructions controlled by the FAD sequence are as follows:

30ijk	Floating Sum of (Xj) and (Xk) to Xi
31ijk	Floating Difference of (Xj) and (Xk) to Xi
32ijk	Floating Double Precision Sum of (Xj) and (Xk) to Xi
33ijk	Floating Double Precision Difference of (Xj) and (Xk) to Xi
34ijk	Round Floating Sum of (Xj) and (Xk) to Xi
35ijk	Round Floating Difference of (Xj) and (Xk) to Xi

The FAD sequence is initiated by GOFAD from the common time sequence. The operands are obtained from the selected Xj and Xk registers. The exponents are extracted and tested for infinite  $(3777_8 + 4000_8)$  or indefinite  $(1777_8 + 6000_8)$  operands. An infinite or indefinite operand causes the FAD sequence to abort and enables the end case exit sequence.

The floating sum or difference operation involves the addition of two floating point coefficients that have equal exponents. Exponent equalization is accomplished by right shifting the coefficient of the smaller exponent a number of places equal to the absolute difference of the two exponents. A right shift decreases the size of the coefficient (moves the binary point left) and the exponent is therefore made larger. Once the exponents are equalized, the sum or difference of the coefficients is computed in the D adder. At the conclusion of the add operation, the binary point is considered to be located between bit positions 47 and 48 of the 108-bit D register.

Single precision instructions (30, 31, 34, 35) use the coefficient result contained in bit positions 48-95 of the D register, and pack the computed exponent. Double precision instructions (32,33) use the lower 48 bits of the D register and subtract 60, from the computed exponent before packing. This shifts the binary point to the right of bit 0 which is necessary to express the result as an integer.

Coefficient overflow is checked during FAD364 by examining D register bits 96 and 97. If D register bits  $96 \neq 97$ , coefficient overflow has occurred. The coefficient is right shifted by one, and the exponent is increased by one.

Exponent underflow is checked during FAD414. Underflow is detected when the exponent is less than -1777, after correction during FAD364. Exponent underflow causes the FAD sequence to abort normal exit and enables the end case exit sequence.

The final coefficient and exponent plus bias are packed in I5 during FAD414. D register bit 107 controls complementing the exponent if the resulting coefficient sign is negative. FAD414 enables the common time sequence (COMT00) and the RNI sequence. Common time allows the contents of C to be stored in Xi.

## ROUND OPERATION (34, 35 INSTRUCTIONS)

The 34 and 35 instructions operate in the same manner as described, except that the coefficients are rounded before the addition process to produce a rounded sum or difference.

The round bit is attached at the right end of both coefficients (bit 47) during FAD114 and FAD164. During FAD214, the round bit is removed from the coefficient with the smaller 1. 34. BON. XSR1 = XSR2; or BOT. OFFICENDS NOT NORMALIZED. exponent when the following conditions are present:

2. 35 . BON . XSR1 ≠ XSR2

The round bit increases the absolute value of the coefficient by one half the value of the least significant bit.

# FLOATING POINT MULTIPLY/DIVIDE SEQUENCE (FMD)

The FMD sequence controls the operations necessary to perform multiplication or division of floating point quantities in Xj and Xk. Multiply instructions 40, 41, 42, form the product of multiplier Xj times multiplicand Xk and send the result to Xi. Divide instructions 44 and 45, form the quotient of the dividend Xj divided by the divisor Xk and send the result to Xi.

The FMD sequence also controls the operations necessary to count the number of onebits in Xk (population count instruction 47) and store the result in Xi.

and operations in count instruction 47) and sto

ARCER HADE

AND MADE

AND M

5-2-50.0

19981800 A

The floating multiply and divide instructions controlled by the FMD sequence are as follows:

40ijk	Floating Product of (Xj) and (Xk) to Xi
41ijk	Round Floating Product of (Xj) and (Xk) to Xi
42ijk	Floating Double Precision Product of (Xj) and (Xk) to Xi
44ijk	Floating Divide (Xj) by (Xk) to Xi Think SUBTRIXTS
45ijk	Floating Divide (Xj) by (Xk) to Xi  Round Floating Divide (Xj) by (Xk) to Xi  FXINE NTS.


# PREPARATION OF OPERANDS

The operands are obtained from the selected Xj and Xk registers. The exponents are extracted and tested for infinite (3777<sub>8</sub> + 4000<sub>8</sub>), indefinite (1777<sub>8</sub> + 6000<sub>8</sub>), or zero  $(0000_{9} + 7777_{8})$ . An infinite, indefinite or zero operand causes the FMD sequence to abort and enables the end case exit sequence. Zero exponents in both Xj and Xk enable integer multiply. Integer multiply blocks end case exit. JERO EXPONENTS = INTERGER

The bias for each exponent is removed in I3 and sign extended. The Xj exponent is transferred from I3 through I2 to F. The Xk exponent is transferred from I3 to E. With both exponents at the input to the small adder, a subsequent add during FMD2714 produces MULTIPLY STEPS MULTIPLY COEFFICIENTS & ADD

During common time, the shift and iteration counter is preset with  $60_{\Omega}$  to allow the Xj coefficient to be shifted right 48 bits to align with bit 0 of the C register. Since all numbers are considered integers rather than fractions, the binary point is considered as being to the right of bit 0. Right shifting the Xj coefficient (multiplier) 48 bits places it in the proper position for the multiplication process.

The C and D registers initially appear at the input of the D adder as follows:



Just before the multiply iterations, the Xj coefficient is transferred via I14 to I4 where a right shift of one occurs. The shifted bit is sent to the D flag register. The multiply iterations are performed during FMD264 through FMD2664. The SK counter contains the 600 iteration count. Each 50 ns clock pulse decrements the counter by one until all iterations have been performed.

The D flag monitors the condition of the lowest order bit of D. Before the first iteration. the multiplier was right shifted one into the D flag The D flag now determines the first operation. If the D flag is set, the output of the D adder is right shifted one and sent back to the D register. If the D flag is clear, the output of the D register is right shifted one and sent back to the D register. After the first iteration, the D register holds the partial product and the remaining bits of the multiplier. This process continues until the quantity in SK is reduced to zero. After the last iteration, the D register contains the final product with the multiplier shifted end off out of the register.

On the last iteration, bit 46 of C is set while the rest of C is cleared to zeros. C is added to the product in D during FM2714 to form a rounded result. The rounded product is sent to the D register on a 41 instruction only.

# EXPONENT AND RESULT FORMATION, MULTIPLY

The final exponent for the 96-bit product is formed in the F adder during FM2714. For single precision instructions 40, 41, the exponent would already have been adjusted by 60g. Adjustment of the exponent for single precision instructions is performed during FMD164, where  $60_0$  is added to the Xj exponent in F. The exponent is therefore made relative to the upper 48 bits of the product, or zero is added to maintain an exponent relative to the 96-bit product.


If it is necessary to normalize the product during FM2764, the quantity 1 is subtracted from the result exponent in F, while the product in D is left shifted by one through I4 and returned to D.

Exponent overflow or underflow is checked during FM2814 by determining that the absolute value of the exponent is greater than 1777g. Exponent overflow or underflow causes the FMD sequence to abort normal exit, and enable the end case exit sequence.

The final product and exponent plus bias are packed in I5 during FM2814. I5 is complemented if XSR1 \neq XSR2. FM2814 enables the common time sequence (COMT00) and the RNI sequence. Common time allows the upper or lower product from C, plus exponent and signs, to be stored in Xi.

## DIVIDE STEPS

Division is accomplished by repetitive subtractions in the D adder. The D register contains the coefficient of the dividend Xj and the C register contains the complemented coefficient of the divisor Xk. The C and D registers initially appear at the input to the D adder as follows:



Before the first divide iteration, the Xj coefficient (dividend) in the C register is transferred via I14 to I4 where a right shift of one occurs. This reduces the dividend by one half. The dividend now in D is subtracted from the divisor (Xk coefficient) in C. If an end-around-carry occurs as a result of the subtraction, a divide fault is detected, since the coefficient of the dividend must be less than twice that of the divisor. A divide fault aborts the FMD sequence and enables end case exit.

The divide iterations are performed during FMD264 through FMD2664. The SK counter contains the  $60_8$  iteration count. Each 50 ns clock pulse decrements the counter by one until all iterations have been performed.

Each iteration checks for an end around carry condition from the D adder after the divisor in C has been subtracted from the dividend in D. If end around carry does not occur, the dividend in D is left shifted one place through I4 and returned to D before the next iteration. If end around carry does occur, a quantity one is gated to I14 bit position 0 and the D adder output is left shifted one place through I4 and sent to D. In this way the D register receives an additional quotient bit for each iterative step as the dividend is left shifted through the register. This process continues until the quantity in SK is reduced to zero. After the last iteration, the D register will contain the complete quotient in the lower 48 bits and the remainder in bit positions 48 through 95.

At this time the binary point is considered to be between bit positions 46 and 47 and must be shifted to the right of bit 0 to represent the quotient as an integer. This is accomplished by subtracting  $57_R$  from the Xj exponent during FMD114.

## ROUND OPERATION

Rounding is accomplished by adding a quantity of 1/3 during the division process. Round bits are added during the divide steps of a 45 instruction each time the SK register contains an even count, except during the first iteration divide. This forces a 1-bit into the D register bit 48 so that successive iterations bring in the 1/3 round quantity of 25 ----- $25_{6}$ .

# EXPONENT AND RESULT FORMATION, DIVIDE

The final exponent for the quotient is formed by subtracting the exponent of the divisor Xk from the exponent of the dividend Xj in the F adder during FMD2764. The exponent of the dividend Xj will already have had a constant of  $57_8$  subtracted from the exponent value. The result exponent formed in the F adder will thus represent the coefficient as an integer.

During FM2764, the quotient is checked for normalization (D register bit  $47 \neq 0$ ). If it is necessary to normalize the quotient, the quantity 1 is subtracted from the result exponent in F while the D register is shifted left by one through I4. If the remainder in D between bit positions 48-95 is  $\geq$  the divisor in C, an end around carry from the D adder sets bit 0 of the quotient through I4. A normalized result is thus formed and returned to D.

Exponent overflow or underflow is checked during FM2814 by determining that the absolute value of the exponent is greater than 1777<sub>8</sub>. Exponent overflow or underflow causes the FMD sequence to abort normal exit, and enable the end case exit sequence.

The final quotient and exponent plus bias are packed in I5 during FM2814. I5 is complemented if XSR1  $\neq$  XSR2. FM2814 enables the common time sequence (COMT00) and the RNI sequence. Common time allows the quotient from C, plus exponent and signs, to be stored in Xi.

## END CASE SEQUENCE

The end case sequence checks the formation of infinite, indefinite and zero results when executing floating point instructions controlled by the FAD and FMD sequences.

-5"/a

The FAD sequence enables the end case sequence at FAD214 time when an infinite or indefinite operand is detected, or at FAD414 time when underflow is detected.

The FMD sequence enables the end case sequence at FMD214 time when an infinite, indefinite or zero operand is detected (except during multiply when both operands are zero); when a divide fault is detected; or, at FMD2814 time, when overflow or underflow is detected.

## Overflow and Underflow

Exponents lying outside the range  $-1777_8$  to  $+1777_8$  cannot be generated during execution of floating point arithmetic instructions. An attempt to generate an exponent greater than  $+1777_8$  yields an infinite result (overflow). An attempt to generate an exponent less than  $-1777_8$  yields a zero result (underflow).

## Indefinite

A positive indefinite  $(1777_8)$  or negative indefinite  $(6000_8)$  operand generates an indefinite indicator plus zero coefficient to the C register. A positive indefinite result indicator is generated whenever a calculation cannot be resolved. The indefinite indicator corresponds to a -0 exponent and a zero coefficient.

The common time and RNI sequences are enabled by the end case sequence after the proper 60-bit result is sent to the C register. Common time allows the end case result in C to be stored in the Xi register.

# ERROR EXIT CONDITIONS

If an attempt is made to use an indefinite or infinite operand in floating arithmetic sequences, an optional exit mode selection is provided. The CPU response is dependent on whether the appropriate exit mode selection was made and the monitor flag /MEJ/CEJ condition.

An exit condition sensed (ECONDS) sets the error exit FF (CPU 3.17) at the same time as the next RNI sequence is initiated. Error exit clears the U3 instruction register, thus forcing a return jump error exit sequence.

## POPULATION COUNT 47

The population count instruction is controlled by the FMD sequence. The instruction counts the number of 1-bits from a selected Xk register and delivers the count value to a selected Xi register.


TABLE 5-2-17. OVERFLOW AND UNDERFLOW CONDITIONS


	OVERFLOW	
INSTRUCTIONS	OVERFLOW CONDITION	RESULT
Upper Sum (30, 31, 34, 35)	None (see Note below.)	
Lower Sum (32, 33)	None	
Upper Product (40, 41)	$*n_1 + n_2 + 60_8 \ge 2000_8$	$X_{i} = 3777 \ 00_{8} \text{ or}$
		4000 008
Lower Product (42)	$n_1 + n_2 \ge 2000_8$	(True Sign)
Quotient	$n_1 - n_2 - 57_8 \ge 2000_8$	J
	UNDERFLOW	
INSTRUCTIONS	UNDERFLOW CONDITION	RESULT
Upper Sum (30, 31, 34, 35)	None	
Lower Sum (32, 33)	Final Exponent ≤ -2000 <sub>8</sub>	$X_{i} = 0000 \ 00_{8}$
Upper Product (40, 41)	$n_1 + n_2 + 57_8 \le -2000_8$	
Lower Product (42)	$n_1 + n_2 - 1 \le -2000_8$	$X_i = 0000 \ 00_8$
Quotient (44, 45)	$n_1 - n_2 - 60_8 \le -2000_8$	

Note: Overflow of Upper Sum: Overflow cannot occur unless one operand is infinite. In this case the result is as indicated. If a one-place Right Shift occurs when the larger operand exponent is equal to  $+1776_8$ , a correct result with exponent  $+1777_8$  is generated.


The counting process is accomplished by left shifting the Xk operand in the D register one bit at a time into the D flag register. For every 1-bit shifted into the D flag, +1 is gated to the F register. The SK counter contains a count of  $74_8$ , providing the required iterations to shift each bit into the D flag.


The resulting count value (maximum  $74_8$ ) is gated from F to the C register, and during common time to the selected Xi register.






SHIFTS & ADDO






SHIFTS & SUBTRACTS

1 F. EAC SEND BIT, 70, QUOTIEN





REMINIMER IN D BES 48-995


_	, 8	7		6	5	•		3	2	11
		· C_	T350 T2750	T290		T2850	/ ,	T2900	T2950	
D		J →s: →□	, (I	12/1 0747	FM 2764		F X SRI / X SR2)  COMP C-07 15	C MINITED TO THE CONTRACT AND SERVICE AND	<b>→</b> X <b>=</b>	
		~. [	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		# H F ÉAC ** ** ** ** ** ** ** ** ** ** ** ** **		NOA NOR	MALIZED IF DATE C	THE FORE DO LST	
С		<i></i>	139_CON	12 F	Subtractions of the Street Street Street	F UNDE OVER	FO-9 BIAS FIO COMP BIAS FIO FICON FICON CASE EXIT	PUL BIAS BIR	Brick .	
•		·	TERM NAME CO	MMMAND OR FUNCTION DPD NO	TERM NAME COMMAND OR FUNCTION	DPD NO TERM NAME	COMMAND OR FUNCTION DPD NO	TERM NAME COMMAND OR FUNCTION	DPD NO	
В			F2714 F13913 S13913 F2714 FAM13C SCØM13 F2714	139 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	F2764   D RGTR	26 F2814 F15004 F15057 F15085 F15267 FEX15 26 F15267 F2814 F15C06	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	COMXOO SELXI COMENX COMENX ENABLE MRITE STROBE X MGTR SELECT-HITCHEN SELECT-HITCHEN SELECT-HITCHEN SELECT-HITCHEN SELECT-HITCHEN	10	·
_			FENBF ENA	ABLE F RGTR 26 BBLE E RGTR 26		F15C47 F15C85 F15C65 F2814 FEMBC F2814 FMDEXT F2814 F8NF7B	44 + 45			
A						FHENDC	FIO + FII - FI7 EMBLE END CASE FXIT 24			
								CONTRO- DE	INSTRUCTION FLOW SEQUENCE: FMD INSTRUCTION: 44,45	(Part 2 of 2)    34570   D



T250 T3200 T300 T3250 POPLATION COUNT STEPS T50 T200 T3300 T3350 COMT64 SHIFT DELAY FMDII4 FMD264 FM2814 COMT14 D REPEAT IF SK≠0 COMP 48 - 107 DIO7\_ FLAG 48 - 63 COMMAND OR FUNCTION DPD NO TERM NAME COMMAND OR FUNCTION DPD NO TERM NAME TERM NAME TERM NAME Ffi114 F15185 F15285 [FUII47] SL190·SL191 • CON64 F46X • CGHXOO F11264 F<sub>0-17</sub> → 115<sub>0-17</sub> 25 25 25 25 SELECT XI RGTR ENABLE WRITE STROBE X RGTR SKS1 · SKS2 DECREMENT SK 9 SELXI F2814 F15285 COUNTER X<sub>0-59</sub> ►15<sub>48-107</sub> 115----- 1548-63 COMENX FDI14 26 25 F15167 FDI14 D ADD-26 (1584-1582-1581) Ff1164 F2814 F15267 [47] 114— FI1264 14-20-14-21 26 FENBC ENABLE C RGTR 25 FH114 FII4715 F15C85 [FUN47] CONP 15 48-107 26 14-20-14-21 F2814 FNDEXT 24 25 FN1E4 ENABLE RNI, CONTON 24 FH264 FENBD ENABLE D RGTR 26 FENBD FF1114 FENBC ENABLE D RGTR 26 Ff1164 [FU%47] +1 → I39 ENABLE C RGTR 25 [47 D FLAG] ENABLE F RGTR FM264 FENBF CONSTO 1 [NFUN47] DEFAULT 0'S----13 12 26 FM164 F13913 Fn114 FUN47 2€ 13 → 12 EHABLE F RGTR 26 13 FI1164 ENABLE E RGTR 26 FENEE INSTRUCTION FLOW 34570 D 19981800 SEQUENCE: FMD INSTRUCTION: 47 5-2-50-II FIGURE 5-2-28 HIS 138-3 200-12-74 7 2







#### DETAILED PAK DIAGRAM (CPU 3.27)

#### ECS SUBSYSTEM SEQUENCE

Detection of an ECS instruction (011jK or 012jK) in parcels 0 and 1 causes an ECS request to be sent to the ECS coupler. The continuation of the ECS sequence is suspended until the accept (ECSACP) is returned. The ECS sequence is responsible for making address range tests for both the ECS address and the CM address. This is done in each case by comparing the last word address against the field length (FLE or FL). A test for negative word count is also performed. Violation of any of these conditions causes an address range error (AOR) and aborts the ECS sequence. An attempt to execute an ECS instruction from the wrong parcel, or when no ECS coupler is present, forces an illegal instruction fault.

The ECS sequence sends the word count (Bj  $^+$  K) and the ECS starting address (X0 0-23  $^+$  RAE) to the ECS coupler, and the starting address (A0  $^+$  RA) to CMC. If none of the abort conditions are present, a start transfer is sent to the coupler to initiate movement of data. The CPU remains idle during the transfer.


An error exit (ERRABT) or normal exit (ENDTRC) will be sent to the CPU at the completion of the data transfer. The error exit causes the processor to execute the instruction (usually a branch) that is in parcels 2 and 3 of the ECS instruction word. A normal exit bypasses this instruction and does an initial start RNI to the next word.


#### FLAG REGISTER


The ECS subsystem also contains a flag register primarily used for communication between processors attached to ECS. Access to this register is through an ECS instruction identified by both bit 23 of X0 and bit 23 of FLE being set. The ECS sequence must be modified when a flag operation is detected. The contents of X0 0-23 are sent to the coupler without the addition of RAE. No data transfer is made; however, the coupler will respond with either error or normal exit depending on the flag function bits in X0 and the condition of the flag register.

### EXCHANGE BREAKIN

If an exchange request arrives during the execution of an ECS transfer, the ECS instruction is terminated. No provision is made for maintaining addresses or number of words transferred. Consequently, the P register value stored in the exchange package will point to the ECS instruction. It will be reinitiated at the next execution interval of the program as if no ECS data had been processed.







### DETAILED PAK DIAGRAM (CPU3.28)

#### COMPARE/MOVE DATA SECTION (Part One)

The compare move data section consists of four data registers. Three are shown on diagram 3.28; they are the 54-bit R register, the 60-bit Q register, and the 60-bit S register. The remaining register is shown on diagram 3.29; it is the 48-bit T register.

## Q REGISTER

The 60-bit Q register is located on the JC module. It is the primary word formation register. Input to the Q register is through selector I30 which allows selection of either the C register bits 48-107 or R register bits 0-47, 108-113.

#### R REGISTER

The 54-bit R register is also located on the JC module. It is used as a residue register for data right shifted in the C register prior to storing in the Q register. The input to R comes directly from the C register bits 0-47, 108-113.

### S REGISTER

The 60-bit S register is located on the JB module. It acts as a buffer register for data stored in the Q register.

During move instructions (464, 465), data words that have been properly formatted in the Q register are transferred to the S register. The output of S gates directly to the HR register and the output transmitters.

During a compare instruction (466, 467), the S register serves a more useful purpose. Data words that have been properly formatted in the Q register are transferred to the S register awaiting subsequent comparison with corresponding words stored in the Q register.

## COMPARISON CIRCUITS

Data comparison is performed on a word basis by the S=Q compare circuit located on the JB module. Each JB module is capable of one character comparison.

The output of the S = Q compare circuit generates a compare character equal signal for each character (COME 0-9). Compare character equal will be at one level when the respective characters in S and Q are equal. The compare character equal signals can also be forced to indicate equality by the force equivalence circuits. These circuits are used by the compare collate instruction exclusively.

If all ten characters in the S register and Q register compare equal, the compare word equal signal (CWEQ) will be generated from the JF module. Compare word equal allows comparison of the next pair of words.

If an inequality exists between the characters in S and Q, the respective compare character equal signals for the unequal characters will be at a zero level. These zero level compare character equal signals are monitored by an unequal character position priority encode circuit, located on the JF module. The output of the encoder provides a 4-bit binary code pointing to the first unequal character. This binary code is stored in the character position (CP) register.


#### FORCE EQUIVALENCE CIRCUITS

The output of the character position register (CP) feeds a +1 incrementer circuit also located on the JF module. The incrementer is used to force equivalence for a collate instruction.

For example, assume that during the execution of a compare collate instruction a pair of characters are found unequal. The character position code for the unequal characters is stored in the character position register. The collating characters corresponding to the unequal characters are read from the collate table and compared. Should they be equal, the instruction continues. The code in the CP register is incremented by one pointing to the next character to be compared. The incremented value is fed to the force equivalence decoder which generates 10 force equivalence bits (DEC 0-9). The force equivalence bits cause an equal comparison to occur on all characters preceding the unequal character and including the unequal character. Comparison of the remaining characters occurs as described previously.

TABLE 5-2-18. CPU 3.28 KEY TEST POINTS

1	·							1		,				<del></del>
	JC	;	J	C	J	В	_		JC		JC		JB	
BIT NO.	PAK LOC.	C (IN)	PAK LOC.	Q REG (IN)	PAK LOC.	Q (IN)		BIT NO.	PAK LC C.	C (IN)	PAK LOC.	Q REG (IN)	PAK LOC.	Q (IN)
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29	M04 M04 M04 M04 M04 M05 M05 M05 M05 M06 M06 M06 M06 M06 M06 M06 M09 M09 M09 M09 M09 M10 M10 M10 M10 M10	07 05 14 12 11 13 07 05 14 12 11 13 07 05 14 12 11 13 07 05 14 12 11 13 13 13 13 13 13 13 14 11 13 13 13 14 11 13 13 13 14 14 11 13 13	M02 M02 M02 M02 M03 M03 M03 M03 M03 M04 M04 M04 M04 M05 M05 M05 M05 M05 M05 M05 M06 M06 M06 M06 M06 M06	02 03 04 01 10 09 02 03 04 01 10 09 02 03 04 01 10 09 02 03 04 01 10 09	L02 L02 L02 L02 L02 L03 L03 L03 L03 L03 L04 L04 L04 L04 L05 L05 L05 L05 L05 L05 L05 L06 L06 L06 L06 L06 L06	12 13 14 10 04 09 12 13 14 10 04 10 04 10 12 13 14 10 04 09 12 13 14 10 04 09 10 09 10 10 09 10 10 10 10 10 10 10 10 10 10 10 10 10		30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 50 51 52 53 54 55 56 57 58 59 108 110 111 112 113	M11 M11 M11 M11 M11 M11 M12 M12 M12 M12	07 05 14 12 11 13 07 05 14 12 11 13 07 05 14 12 11 13	M09 M09 M09 M09 M09 M10 M10 M10 M10 M10 M11 M11 M11 M11 M11	02 03 04 01 10 09 02 03 04 01 10 09 02 03 04 01 10 09 02 03 04 01 10 09 02 03 04 01 10 09	L07 L07 L07 L07 L07 L08 L08 L08 L08 L08 L09 L09 L09 L09 L09 L10 L10 L10 L10 L10 L11 L11 L11 L11 L11	12 13 14 10 04 09 12 13 14 10 04 09 12 13 14 10 04 09 12 13 14 10 04 09



#### DETAILED PAK DIAGRAM (CPU 3, 29)

#### COMPARE/MOVE DATA SECTION (Part Two)

The circuitry shown on diagram 3.29 is used by the compare collate (466) and compare uncollated (467) instructions.

#### COMPARE UNCOLLATED (467)

For a compare uncollated instruction, the circuitry on this diagram determines whether the unequal character in Q was greater than, or less than, the unequal character in S. Selectors I32 and I33 on the JD module gate the unequal character from S via I37 to the TS register, and the unequal character from Q via I37 to the TQ register. The unequal character is selected using the code stored in the character position register (CP).

Each JD module is capable of performing a single bit comparison between TS and TQ. The output of the TS = TQ compare circuit generates a compare bit equal signal for each bit (CMTC 0-5). The compare bit equal signals will be at a one level when the respective bits in TS and TQ are equal.

The compare bit equal signals (CMTC 0-5) are fed to a priority encode circuit on the JE module. The priority encode circuit, scanning from left to right, produces a code pointing to the first unequal bit in the TS and TQ registers. The priority code is then fed to a multiplexer circuit. The multiplexer circuit monitors the TQ register bits 0-5. By using the binary code from the priority encoder, the multiplexer circuit will select the appropriate TQ register bit that compared unequal. If this bit equalled one, TQ would be greater than TS and the QGS signal will be generated.

QGS is used during the exit sequence to condition the X0 register.

## COMPARE COLLATE (466)

For a compare collate instruction the circuitry on this diagram performs the collate operation.

I32 and I33 will select the unequal character from S and Q using the code stored in the CP register. These characters are then stored in the TS and TQ registers via the I37 selector.

Assuming that this is the first time a collate operation is being performed during the instruction execution, the T register will not contain a valid collate table word. Consequently, the word position register located on the JE module will not contain a valid word position code.

The word position register (WP) feeds two test circuits located on the JE module. These circuits determine whether the word position code is equal to the upper 3 bits of the unequal character in the TS and TQ registers. However, the output of these two test circuits are blocked by the first collate signal N1COL in its active state.

The collate sequence uses the output from the WP = TQ and the WP = TS test circuits to condition two equality detection FFs. The third equality detection FF is located on the JE module. A TQ = TS test circuit feeds the TQ = TS equality detection FF.

The contents of these three detection FFs determine the sequence of events that occur during a collate operation.

With the WP = TQ and WP = TS test circuits blocked by first collate active, only two equality detection possibilities can occur:

	TQ = TS	TQ = WP	TS = WP
1.	1	0	0
2.	0	0	0

The TQ = TS detection FF indicates that both collate characters are contained in the same collate table word. If  $\overline{\text{TQ}}$  = TS the collate characters are located in different words of the collate table.

## COLLATE TABLE LOOK-UP - TQ = TS

Assuming TQ $\neq$ TS, two central memory references are required for collate table look-up. An address pointing to the first word of the collate table is stored in the A0 register. The contents of A0 are added to TS register bits 3-5 to provide the address for the first table look-up. TS register bits 3-5 are also gated to the WP register via I35.

After the word read from the collate table is received at the CR9 register, it is gated to the table register (T) located on the JG module. The table register feeds a priority multiplex circuit capable of selecting one of the eight collate characters from table register. Selection is determined by the binary code selected via I38 located on the JD module. At this time I38 would select the lower 3 bits of the TS register (0-2) to I38, so that the appropriate character is selected in I34. The selected collate character is gated to I37 located on the JD module. I37 will now select the collate character from I34 to be stored in the TS register.

Another memory reference will obtain the second word from the collate table. The procedure is similar to that already described except that the TQ register is used.

After the second word read from the collate table is received at the CR9 register, it is gated to the table register, destroying the previous contents. The lower 3 bits (0-2) of the TQ register are gated to I38, allowing selection of the second collate character from I34 to I37. I37 will select the collate character to be stored in the TQ register.

With both collate characters stored in the TS and TQ registers, the contents of TS and TQ are compared for equality using the comparison circuit located on the JD module. If both collate characters are equal, the collate character equal signal (CCEQ) from the JE module will allow normal continuance of instruction execution.

#### COLLATE CHARACTER COMPARISON - EQUAL

The remaining circuits on the JE module serve a useful purpose if the result of a collate character comparison is equal. The word position register (WP) will contain a code pointing to the collate table word referenced on the last memory request. This is the word contained in the table register.

If during the same collate instruction execution another collate operation is required, the collate sequence control logic will check the condition of the three equality detection FFs to determine the sequence of events.

Five possible combinations can occur:

	TQ = TS	TQ = WP	TS = WP	MEMORY REQUESTS
1.	-	1	-1	NONE
2.	0	0	0	2
3.	1	0	0	1
4.	-	0	1	· 1
5.	-	1	0	1

If both TQ = WP and TS = WP, both collate characters are stored in the table register; a memory reference is not required.


If  $\overline{TQ} = \overline{TS}$  and  $\overline{TQ} = \overline{WP}$  and  $\overline{TS} = \overline{WP}$ , neither collate character is stored in the table register. Two memory requests are required to obtain the collate characters from the collate table.

Finally, if either TQ = WP or TS = WP, both collate characters are located in the same table word. Only one memory request is required to obtain both characters from the table.

TABLE 5-2-19. CPU 3.29 KEY TEST POINTS

	F	G	JE	)
BIT NO.	PAK LOC.	CR9 (IN)	PAK LOC.	131 (IN)
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	L15 L16 L17 L19 L20 L21 L15 L16 L17 L19 L20 L21 L15 L16 L17 L19	07 07 07 07 07 07 07 05 05 05 05	M16 M17 M18 M21 M22 M23	03 03 03 03 03 06 06 06 06 06 04 04 04 04 13 13 13 13 12 12 12

	F	'G	JI	)
BIT NO.	PAK LOC.	CR9 (IN)	PAK LOC.	I31 (IN)
30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 58 59 59 59 59 59 59 59 59 59 59 59 59 59	L15 L16 L17 L19 L20 L21	03 03 03 03 03 03 09 09 09 09 09 08 08 08 08 14 14 14 14 13 13 13 13 13 13	M16 M17 M18 M21 M22 M23 M16 M17 M18	07 07 07 07 07 07 07 05 05 05 05 11 11 11 11 14 14 14 14 14 14 14 02 02 02 02 02



### DETAILED PAK DIAGRAM (CPU 3.30)

#### COMPARE/MOVE CONTROL SECTION (Part One)

#### C1, C2 OFFSET REGISTERS

The C1 and C2 offset registers are located on the JX module. C1 provides a 4-bit offset value for the first word of the K1 field. C2 provides a 4-bit offset value for the first word of the K2 field.

## I41, I42 - C-ADDER

Selector circuits I41 and I42 are located on the JX module. The outputs of I41 and I42 provide the A and B inputs to the C adder on the JY module. Depending upon the gating term selection of I41 and I42 (both operate in parallel), the C adder may perform three functions:

- 1. Subtract C2 from C1 (by complement addition)
- 2. Subtract C1 from C2 (by complement addition)
- 3. Add SCR+ (+12<sub>8</sub>)

The C adder output is gated to the shift count register (SCR). The shift count value is used to shift characters in the C register to the appropriate position (depending on the C1, C2 offset value) before loading in the Q register. The shift count value stored in SCR represents the number of characters that must be right shifted. This value is gated to a times-six translator circuit that converts the character shift count to a bit shift count. The translator output (SCRX 1-5) is gated to the shift count register via I19 and I9 (CPU 2.8).

#### I40, I40 DECODE, I44

Selector I40 located on the JX module provides a 4-bit input path to selector I44 and the I40 decode circuit located on the JJ module. Depending on gating term selection of I40, the contents of any one of four registers may be gated to the character select register (CSR) located on the JZ module.

 $C2 \rightarrow I40 \rightarrow I40 DECODE \rightarrow CSR$ 

 $\text{LA} \rightarrow \text{I40} \rightarrow \text{I40} \text{ DECODE} \rightarrow \text{CSR}$ 

LC → I40 → I40 DECODE → CSR

In the same manner, the gating term selection of I40 allows the contents of any one of three registers to be gated to the partial write register (PW) also located on the JZ module.

$$SCR \rightarrow I40 \rightarrow I40 DECODE \rightarrow PW$$

LA 
$$\rightarrow$$
 I40  $\rightarrow$  I40 DECODE  $\rightarrow$  PW

The purpose of the I40 decoder is to transform the 4-bit code from one of the registers listed above to a 10-bit code representing the ten character positions in a word.


Selector I44 located on the JX module provides a 16-bit input path to the LE register located on the JM module (CPU 3.31). The gating term selection of I44 allows the contents of any one of three registers, or a generated constant value to be gated to the LE register.

C1 
$$\rightarrow$$
 I40  $\rightarrow$  I44  $\rightarrow$  LE  
C2  $\rightarrow$  I40  $\rightarrow$  I44  $\rightarrow$  LE

$$\overline{\text{CP}} \rightarrow \text{I44} \rightarrow \text{LE}$$

#### CHARACTER SELECT/PARTIAL WRITE REGISTERS (CSR, PW)

The character select and partial write registers contain a 10-bit code, each bit representing one of ten character positions in the Q register. CSR, CSR complement, PW complement and CSR  $\neq$  PW are gated to the I47 selector. Depending on gating term selection of I47, the appropriate CSR/PW bits provide an enable or disable on the Q register input load circuit (CPU 3.28).



## DETAILED PAK DIAGRAM (CPU 3.31)

#### COMPARE/MOVE CONTROL SECTION (Part Two)

## LA, LC REGISTERS

The LA and LC registers are located on the JN module. At the beginning of a compare/move instruction, the LA and LC registers will contain an octal representation of the character field length. The length value is gated from CR9 bits 26-29, 48-50 (465, 466, 467) or CR9 bits 26-29, 48-56 (464), via the I46 selector located on the JM module.

#### LAC1, LAC2 REGISTERS

The LAC1 and LAC2 registers receive the current LA or LC length value via selector I45. The length value in LAC2 is used during compare unequal to determine the character count value to be stored in the X0 register upon instruction conclusion.


#### LE, LF REGISTERS

The LE and LF registers provide the A and B input path to the L adder located on the JM module. The LE register receives its input from selector I44 located on the JX module (CPU 3.30). Depending on the selections made at I40 and I44 (described previously), the LE register will receive either the contents of C1 or C2, the complemented contents of the character position (CP) register, or a generated constant value of  $-12_{\rm g}$ .

The LF register receives its input from selector I45. I45 allows the contents of LA, LC, LAC2 or the L adder output via I46 to be gated to the LF register.

### L ADDER

The L adder performs four functions required for character length calculations. Initially, the contents of LA and LC are added to the contents of C1 and C2, respectively. The results are returned to the LA and LC registers. During K1 and K2 address sequences, LA and LC are decremented by -128. The address sequence monitors the decremented values of LA and LC to determine a K1 or K2 exhaust condition. In addition, during K2 address sequences for a move, the decremented LC value from the L adder is gated via I45 to the LF register to perform a double subtraction. The double subtraction provides a look-ahead function that detects an exhaust condition on the next K2 address sequence. Finally, the L adder allows the contents of the character position register (CP) to be subtracted from the decremented LA or LC value in the LAC2 register on compare unequal. The resultant value will be stored in the X0 register upon instruction termination.



.

#### DETAILED PAK DIAGRAM (CPU 3.32)

#### INSTRUCTION DECODE SEQUENCE, START SEQUENCE

The instruction decode sequence is initiated from the common time sequence by the GOCMU signal. The sequence decodes a 460 (pass), 464 (move indirect), 465 (move direct), 466 (compare collate), 467 (compare uncollate).

A decode of 460-463 for a pass instruction will generate the NOP signal. NOP enables the RNI sequence.

A decode of 464 for move indirect generates the enable increment sequence signal (EINCS). The increment sequence will use bit positions 30-50 of the instruction word to address (Bj) + K, which will be the address of a 60-bit descriptor word. On receipt of the descriptor word from memory, the accept sequence will generate a GO464 signal to initiate the instruction decode sequence once again.

GOCMU for a 465, 466 or 467, or GO464, and the character length value not equal zero will generate the enable start sequence signal (ESTAHL).

## MOVE INSTRUCTION (464, 465 - Refer to timing diagram, figure 5-2-31)

During the instruction decode and start sequence for a move the following will occur:

- C2 offset plus character length value in LC are added in L adder. Result returned to LC.
- 2. C1 is subtracted from C2 (by complement addition); the result is stored in the shift count register (SCR). The output of the C adder is monitored by the  $C2 \ge C1$  FF located on the JL module. If  $C2 \ge C1$ , a carry signal (CADDC) will enable setting the  $C2 \ge C1$  FF.
- 3. C1 and C2 are tested for out of range condition by the I40 decode circuit. The C12AOR signal will be generated if C1  $\geq$  10 $_{10}$  or C2  $\geq$  10 $_{10}$ . C12AOR will set the C1/C2 AOR FF located on the JL module.

- 4. If C1 > C2 (that is C2  $\geq$  C1 FF reset), + 12 $_8$  is added to the shift count value in the SCR register.
- The shift count value in SCR is gated to a times-six decoder circuit, then to I19,
   I9 and the SK register.
- C1 offset plus character length in LA are added in L adder. Result returned to LA.
- SCR register shift count value is gated to the I40 decoder and stored in the partial write register for use by the data sequences.
- -12<sub>8</sub> generated at I44 is stored in the LE register for subtraction during the address sequences.


#### COMPARE INSTRUCTION (466, 467 - Refer to timing diagram, figure 5-2-31)


The instruction decode and start sequence is similar to that of a move instruction except for the following:

- 1. The addition of C1 + LA occurs before the addition of C2 + LC. This is because the address sequence addresses the K2 word first for a move and K1 word first for a compare.
- 2. If C1 > C2, as determined by step 2 above, the sequence will not add  $+ 12_8$  to the SCR register (as in step 4); it will, however, subtract C2 from C1 to obtain a new shift count value in SCR.

The start sequence initiates the address sequence by generating the clear block K address FF signal (CBKOCF). The address sequence operates in parallel with the start sequence starting at S164 time.

RNI SEQ (PARCEL) ACCEPT SEQ COMMON TIME SEQ INSTRUCTION DECODE SEQ CØMT O RNI O CØMT 50 RNI 14 COMT 64 D DR 50 11143 DRII4 DR 64 DARDY **≩** DATA READY INITIAL START FF RNIEXT SEQEXT 465 110VE DIRECT 466 COMPARE COLLATED ENUI ECMU2 467 COMPARE UNCOLLATED PC ÇNTR TRANSLATE 46X INSTRUCTION FMILU KI LL CI C2 K2 FOR 465 466 467 INSTRUCTIONS SEQUENCE WILL CONTINUE WITH GØCMU С С 465,466,467 ESTAHL START SEQ **→**145 → LF 🚾 (FIELD LENGTH IN CHARACTERS) 464 MOVE INDIRECT (BJ + K) →LE (CHARACTER POSITION OFFSET FOR K2) → LF | (FIELD LENGTH IN CHARACTERS) **→** 145 – →LE (CHARACTER POSITION OFFSET FOR K1) → 140 DECODE C12AØR (IF C1 OR C2 ≥ 10) FOR 464 INSTRUCTION SEQUENCE WILL CONTINUE EINCS HOVE INDRIECT COMMAND OR FUNCTION DPD NO COMMAND OR FUNCTION TERM NAME COMMAND OR FUNCTION DPD NO TERM NAME DPD NO COMMAND OR FUNCTION DPD NO TERM NAME TERM NAME (INTSRT:R1WTII) 32 ADRS BJ RGTR SELBJ LA45HV (I=6+7-COMPARE) FORCEX FORCE EXIT U2U3 ---**-**U3 6450 SFOFXT SEQUENCE EXIT (RUN FF SET BY CØMT64 46X RNI T14 14 G450+G451 (NRWT11) PREVIOUS RNI SEQ) COMB13 SELB13 15 12 31 ENU1 6450 • 6451 31 RNIEXT ENABLES COMMON 17 FCMUR NCØ50 15 13 I114 ELFIAF TIME SEQ 32 CR9<sub>18-25</sub> - C1,C2 30 ENABF CM00 32 31 31 G462 CR9<sub>26-29</sub> 146 C140HL (I=6+7-COMPARE) 32 48-50 6462 CR930-47 149 3 CZUCHI (L=5-MOVE) 32 G400 FCMIIR 6400·6401 ELAOCF G400 • G401 -- 140 30 TEST 140Z10 30 32 1114 32 146<sub>0-15</sub> LA,LC ELA C12AØR 4044HF 6441 ELC 31 ENABLE AØR INHIBIT START SEQ T164 ECMUR FKINCE 6440·6441 30 EINCS WT464 (GRCMII · I=4) EK20CF SET WT464 FF 1114 32 149<sub>30-47</sub> K1 ELETAF 31 EK2 149<del>0-17</del> **K**2 ESTAHL EN START SEQ (PCEQO: 32 L#0.465+466+467) CONTINUED (Part 1 of 3) 34570 D INSTRUCTION FLOW 19981800 INSTRUCTION DECODE FIGURE 5 - 2 - 30 5-2-66-2 SEQ








TABLE 5-2-20. COMPARE/MOVE COMMAND TIMING SEQUENCE: INSTRUCTION DECODE

TIME	SIGNAL NA	AME	TEST POINT	P	COMMAND	CONDITION	COMMENTS
1114		(3, 32)			ENABLE I114	GOCMU + G0464	·
	NOP NILLI NCMUEX CMUCHC ESTAHL EINCS	(3, 32) (3, 32) (3, 32) (3, 32) (3, 32) (3, 32)			ENABLE NO OPERATION ENABLE ILLEGAL INSTRUCTION ENABLE CMU EXIT ENABLE CMU MASTER CLR ENABLE START SEQ ENABLE INCREMENT SEQ	GOCMU.[464+465+466+467] GOCMU.[464+465+466+467.PC=0] GO464. AORMQH + EMCEXH NCMUEX + NMCL + EMCEXH GOCMU.[(465+466+467) + GO464.AORNQH GOCMU.464.PCEQ1	
	I114HA I114HA I114HA	(3.32) (3.32)	M33-11 M33-11 M33-11	F F	CLR WAIT 464 FF ENABLE LE RGTR ENABLE LF RGTR SELECT 140 → 144	GO464 + NMCL GOCMU + GO464 GOCMU + GO464 GOCMU + GO464 .	
	C240HL C140HL NCMULO	(3. 32) (3. 32) (3. 32)	M26-4		SELECT C2 → I40 SELECT C1 → I40 ENABLE 0 → X EXIT	GOCMU . 465 PCEQ1 + G0464. AORNQH GOCMU . (466+467) GOCMU . (465+466+467) . L = 0	

TABLE 5-2-21. COMPARE/MOVE COMMAND TIMING SEQUENCE: START


Page #1 of 2

TIME	SIGNAL N	AME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
S114					ENABLE START S114	ESTAHL	
	ELCOLF	(3.32)	M24-6	F	ENABLE LC RGTR	MOVE	
	CK1A'LR	(3, 32)	N27-1	F	CLR K1 ADRS FF	MOVE	
	ELAOLF	(3.32)			ENABLE LA RGTR	COMPARE	
	SK1ALR	(3.32)	N27-2	F	SET K1 ADRS	COMPARE	
	CBKSCF	(3.32)	N33-4	F	CLR BLOCK K ADRS FF		
}	İ				SET C1/C2 AOR FF	C12AOR	C12AOR = C≥10
	SCMUCV	(3.32)	O30-3	F	SET CMU ON FF		
	CBAOCX	(3.32	L34-8	F	CLR BLOCK AOR FF		
	1				ENABLE C2≥C1 FF		
	ESCR	(3, 32)	M15-2	Т	ENABLE SCR RGTR		
	ELESCF	(3.32)			ENABLE LE RGTR		
	G462	(3.32)			SELECT L-ADD → I46	CMU ON FF	
	G411	(3.32)	N24-10	Т	SELECT (C2 - C1) → C-ADDER		
	G440. G441	(3.30)	_		SELECT - 12 <sub>8</sub> → I44		
	G401	(3.32)	N23-8	Т	SELECT C1 → I40		
					ENABLE START SEQ - S164	C12AOR	
S164							
	G400	(3.32)	N23-10	т	SELECT C2 → I40		
	į				SET C1/C2 AOR FF	C12AOR	
	ESCR	(3, 32)	M15-2	Т	ENABLE SCR RGTR	C1 > C2	
	G410	(3, 32)	N24-11	Т	SELECT SCR + 12 → C-ADDER	MOVE . C1 > C2	
	G410. G411	(3.32)			SELECT (C1 - C2) → C-ADDER ENABLE START SEQ - 214	COMPARE. C1 > C2 C12AOR	

TABLE 5-2-21. COMPARE/MOVE COMMAND TIMING SEQUENCE: START (cont.)

Page #2 of 2

TIME	SIGNAL N	SIGNAL NAME		P	COMMAND	CONDITION	COMMENTS
S214			POINT				
	LA45LV	(3.32)	M27-1	F	SELECT LA → I45	MOVE	
1	G401	(3.32)	N23-8	Т	SELECT C1 → I40	MOVE	
	LA45LV	(3.32)			SELECT LC → I45	COMPARE	
	G400	(3.32)	N23-10	$\mathbf{T}$	SELECT C2 → I40	COMPARE	
	ESRSCF	(3.32)	N25-14	F	ENABLE CSR RGTR		
	ELESAF	(3.32)			ENABLE LE RGTR		
	ELFSAF	(3.32)	M24-13	F	ENABLE LF RGTR		
	OJJSCF	(3.32)	N25-4	F	SELECT 0 → I40 DECODER		
	4044CF	(3.32)			SELECT I40 → I44		
	F46X	(3,9)			SELECT SCR → I19		
	SLI91	(3.9)			SELECT I19 → I9		
					ENABLE START SEQ - S264	S214	
S264	ELA0LF	(3.32)			ENABLE LA RGTR	MOVE	
	ELC0LF	(3.32)	M24-6	F	ENABLE LC RGTR	COMPARE	1
	ELESBF	(3, 32)			ENABLE LE RGTR		
	EPWNCF	(3.32)			ENABLE PW RGTR		
	EQ0SCF	(3.328)	L25-7	F	ENABLE Q RGTR		
	BLKR	(3.38)	M08-8	F	BLOCK R RGTR OUTPUT		
	G470. G471	(3, 30)			SELECT CSR → 147		
	F46X	(3.9)			SELECT SCR → I19		
	SLI91				SELECT I19 → I9		
	ESC	(3.9)			ENABLE SK RGTR		
	G400. G401	(3.32)			SELECT SCR → I40		
	G440. G441	(3.30)			SELECT -12 <sub>8</sub> → I44		
	G462	(3.31)			SELECT L-ADDER → 146		



### DETAILED PAK DIAGRAM (CPU 3.33, 3.34, 3.35, 3.36, 3.37)

#### ADDRESS SEQUENCE

Initially, the address sequence is enabled by the start sequence clearing the block K address FF located on the JS module (CPU 2.34). The K1 address FF located on the JR module (CPU 3.34) is set during the start sequence by SK1ALR for a compare instruction, or reset during the start sequence by CK1ALR for a move instruction. Also, the 1st address FF located on the JS module will be set by CMU master clear (CMUCC) which is activated at the beginning and end of every CMU instruction.

MOVE INSTRUCTION (464, 465 - Refer to timing diagram, figure 5-2-32)

### 1st ADDRESS

The contents of the K2 register are loaded in the F register of the small adder.
RA is loaded into E. The resultant relative address from the small adder is
stored in the F register and transmitted to central memory control.

The transmission of a K address and memory request to central memory control is enabled by address sequence K264. The K264 timing chain is enabled only by specific conditions to ensure a valid address is being transmitted. 1st address FF enables K264 and, assuming the address transmitter register is not full (indicated by ADRS XMIT FF reset), the enable address transmit signal (EATOR) will be generated.

- 2. During 1st address, the length in LC will be decremented by  $-12_8$  in the L adder. This is performed to test for a K2 exhaust on the first word. If K2 has exhausted (that is, LC  $\leq$  12), the K2 exhaust FF located on the JQ module (CPU 3.36) will be set, and the 1st & last FF will be set. The 1st & last FF will enable the short data sequence. On the 1st address, the decremented length count will not be transferred to the LC register. LC will remain at its original value.
- 3. The data counter located on the HT module (CPU 3.39) is incremented by one. The increment is enabled by the update data counter signal (UPDKPJ) from the JP module (CPU 3.33). The counter contains a count representing the number of words requested from memory. As each word is received, the count is decremented by one.

4. Clear 1st address FF, set 2nd address FF, clear K1 address FF (CPU 3.35).

### 2nd ADDRESS

With the K1 address FF set, K1 will be addressed in a manner similar to step

The K264 address sequence will not be enabled until central memory control has generated an accept for the previous memory request. The accept will reset the ADRS XMIT FULL FF (ATFNSR) located on the JS module (CPU 3.35).

- The length in LA will be decremented by -12<sub>8</sub> in the L adder. The group carry bit (LADDG) from the L adder carry look-ahead network is monitored on the JQ module (CPU 3.36). Absence of a carry indicates an exhaust condition and will set the K1 exhaust FF. If LA>12<sub>8</sub>, the enable LA signal ELA0QF will allow the decremented count to be stored back in the LA register.
- 3. Increment data counter described in step 3 above.
- 4. The buffer counter located on the JV module (CPU 3.37) is incremented by one. The increment is enabled by the update buffer counter signal (UPBKPV) from the JP module (CPU 3.36). The counter contains a count representing the number of K1 words requested from memory. For every word written into K2, the buffer counter will be decremented by one.
- 5. Clear 2nd address FF, set 1st write FF located on JS module (CPU 3.35).

The K1 address FF will determine whether the address sequence is to perform additional K1 read requests, or formulate the first K2 write address. The K1 address FF, located on the JR module (CPU 3.34), will remain set until buffer counter reaches a count of 5, or the K1 address has been exhausted. At that point, the K1 address FF is reset and, with the 1st write FF set, the address sequence will prepare the K2 address.

#### 1st WRITE, K1 ADRS, 1st ADRS, 2nd ADRS

With the K1 address FF set, the contents of the K1 register are gated to the E
register, +1 is forced to the F register by the 1TOFN signal generated from
the JP module (CPU 3.33). The result K1 + 1 is returned to the K1 register by
the enable K1 signal EK1NRC. RA is added to the contents of F and the resultant
K1 address is transmitted to central memory control.

The remainder of the sequence will be the same as steps 2, 3 and 4 of 2nd address described above.

## 1st WRITE. K1 ADRS. 1st ADRS. 2nd ADRS

1. With the K1 address FF reset, K2 is gated to F, RA is gated to E. The result from the small adder produces a relative memory address for the first K2 word.

The tramsmission of the K2 address and a memory write request will not occur until the HR register is loaded with a data word to be written into memory. Loading of the HR register is controlled by the data sequence. With the HR register loaded, the HR full FF is set to enable K264 of the address sequence. K264, in turn, ables address transmit (EATOR) and data transmit by generating EDTOS from the JS module (CPU 3.35).

- 2. The length in LC will be decremented by  $-12_8$  in the L adder. This is performed to test for K2 exhaust. If LC  $\ge 12_8$ , the enable LC signal ELCOQF generated from the JQ module will allow the decremented count to be stored back in the LC register.
- 3. The sequence then performs a double subtraction that monitors whether the next K2 sequence will exhaust the length in LC. The look-ahead function allows the address sequence to read the last K2 word before performing the last K2 write. The decremented contents of LC from the L adder are enabled to the LF register via I45, and thus the second subtraction is performed. The absence of a group carry or pass (LADDG, LADDP) from the L adder indicates L<12; if K1 has already been exhausted, the LAC<12 FF will be set.</p>

Setting of the LAC < 12 FF enables setting the K1 address FF. The address sequence will thus perform a K1 read sequence on the next cycle to obtain the last word of K2. Since K1 must have exhausted in order to set LAC < 12, the current K2 address used to produce the memory address in step 1 is stored in K1 by the EKINRC signal on the JR module. Thus both K1 and K2 will contain the same K2 address.

#### 4. Reset 1st write FF

If the K1 exhaust FF is not set, the address sequence will toggle between K1 read and K2 write until K1 has exhausted. The address sequences for K1 and K2 are identical to those already described but with two exceptions, (a) and (b), listed below.

## 1st ADRS. 2nd ADRS. K1 ADRS

- (a) K1 is gated to E, +1 is forced to F, result K1 + 1 returned to K1.
- (b) Data counter and buffer counter are incremented by one.

Once K1 has exhaused, the address sequence will perform K2 write until the LAC <12 FF is set, at which time the last K2 read is performed.

#### LAC < 12 FF. K1 ADRS (Last K2 READ)

- With the K1 address FF set, the contents of the K1 register (K1 will contain the previous K2 address) are gated to the E register, +1 is forced to the F register. The result from the small adder is added to RA to produce a relative memory address for the last K2 word. This address is transmitted to central memory control.
- The data counter is incremented by one. The increment is enabled by the update data counter signal (UPDKQJ) from the JQ module (CPU 3.36).
- 3. Reset K1 address FF.

With the last K2 read performed, the address sequence will generate the K2 address for the last K2 write.

### LAC < 12. K1 ADRS (Last K2 WRITE)

With the K1 address FF reset, the contents of the K2 register are gated to the E
register, +1 is forced to the F register. The result from the small adder is
added to RA to produce a relative memory address for the last K2 write.

The transmission of the last K2 address and a memory write request will not occur until the HR full FF is set by the data sequence.

## COMPARE INSTRUCTION (466, 467 - Refer to timing diagram, figure 5-2-32)

The address sequencing for a compare instruction is similar to that of a move with the following exceptions:

#### 1st ADDRESS

- 1. K1 is addressed rather than K2, as in a move.
- LA is decremented by -12<sub>8</sub>. K1 exhaust test is performed. The 1st & last FF cannot be set during 1st address if K1 has exhausted. If C1 > C2, the LA value before it is decremented is stored in LAC1 and the previous contents of LAC1 are stored in LAC2.
- 3. The data counter and buffer counter are incremented by one.

#### 2nd ADDRESS

- 1. K2 is addressed rather than K1. as in a move.
- 2. LC is decremented by -12<sub>8</sub>. K2 exhaust test is performed. If K2 has exhausted and K1 exhausted on the previous sequence, the 1st & last FF is set to enable the short data sequence. If C2 ≥ C1, the LC value before it is decremented is stored in LAC1, and the previous contents of LAC1 are stored in LAC2.
- 3. The data counter and buffer counter are incremented by one.

With the buffer counter equal to 4, the block K ADRS FF (CPU 3.35) is set. The block K ADRS FF will prevent further address sequences from occurring until the compare sequence has compared the first pair of words. The compare sequence decrements the buffer counter by two and resets the block K ADRS FF.


Address sequencing will continue until K1 and K2 exhaust, or a compare unequal occurs.

## COMPARE COLLATE - COLLATE TABLE LOOK-UP - A0 ADRS

The collate sequence will set the AO ADRS FF and clear the block K ADRS FF, allowing the address sequence to generate the correct table word address.

- The collate sequence will load the upper bits (3-5) of the TQ or TS register in the E register. The address sequence will load the contents of the A0 address register in the F register. The result from the small adder is added to RA to produce the relative memory address for the desired table word.
- 2. The address sequence will clear the AO ADRS FF and set the block K ADRS FF.

Further address sequencing will be blocked, unless the collate sequence sets the A0 ADRS FF and clears block K ADRS once again.



# TABLE 5-2-22. COMPARE/MOVE COMMAND TIMING

SEQUENCE: ADDRESS

Page 1 of 2

TIME	SIGNAL	NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
		(3, 33)			ENABLE K100/K114	K BUSY FF. F FULL FF. BLOCK K ADRS FF.	
						AORI	
K100/							
114		40.00			CDM K DUCK DE		
		(3, 33)			SET K BUSY FF		
	ELFKPF	(3, 33)			ENABLE LF RGTR		
	AI3N .	(3, 33)			SELECT A → 13	A0 ADRS FF	
	1312N	(3, 33)			SELECT I3 → I2	A0 ADRS FF + 1st ADRS + 2nd ADRS + 1st WRITE.K1 ADRS	
	1TOFN	(3, 33)			SET +1 → F RGTR	A0 ADRS FF. 1st ADRS. 2nd ADRS. (K1 ADRS + 1st WRITE)	<u>13 → 12</u>
	1013N	(3, 33).			SELECT IO → I3	AO ADRS FF	
	EEK114	(3, 33)			ENABLE E RGTR	A0 ADRS FF	
	K110 QC	(3, 33)			K1 → I0	AO ADRS FF	
	NLA45V	(3.33)	M27-5	F	SELECT LA → I45	A0 ADRS FF. K1 ADRS FF	
	K2I0PC	(3, 33)			SELECT K2 → I0	AO ADRS FF. KI ADRS FF	
	LA45CV	(3, 33)	M27-5	т	SELECT LC → I45	A0 ADRS FF. K1 ADRS FF	
	EL1KPC	(3, 33)	M33-9	т	ENABLE LAC1 RGTR	A0 ADRS FF.(C2≥C1.K1 ADRS + C1≥C2.K1 ADRS FF)	
	EL1KPC	(3.33)	M33-9	т	ENABLE LAC2 RGTR	A0 ADRS FF. (C2≥C1.K1 ADRS + C1≥C2.K1 ADRS FF)	
	UPDKPJ	(3, 33)	M32-7	F	INCREMENT DATA COUNTER	A0 ADRS FF. [COMPARE + 1st ADRS + (K1 ADRS.LAC<12FF)]	
	UPBKPV	(3 <sub>•</sub> 33) <sup>·</sup>	M27-8	Т	INCREMENT BUFFER COUNTER	A0 ADRS FF. [COMPARE + K1 ADRS FF. 2nd ADRS FF. C2 ≥ C1 + 2nd ADRS. LAC<12 FF)]	
		(3.33)			ENABLE K164	K114. AORI	
K164					SELECT RA→I0		
	1013N	(3.33)	i l		SELECT IO → I3		
	G462	(3, 31)			SELECT L ADDER → I46		
	EEK114	(3.33)			ENABLE E RGTR		
	EL2KQF	(3.36)	M24-2	F	ENABLE LAC2	2nd ADRS	
	EFN	(3, 36)			ENABLE F RGTR	1st ADRS. 2nd ADRS. (K1 ADRS + 1st WRITE)	
	4645 <b>Q</b> U	(3.36)			SELECT I46 → I45	1st ADRS	
	ELFKQF	(3, 36)	L25-12	F	ENABLE LF RGTR	1st ADRS	
	ELA0QF	(3.36)	M24-5	F	ENABLE LA RGTR	A0 ADRS FF. K1 ADRS. LAC<12 FF. L<12	
	ELC0QF	(3, 36)			ENABLE LC RGTR	AO ADRS FF. K1 ADRS. (COMPARE + 1st ADRS)	
		(3.36)			ENABLE K1 EXHAUST FF	AO ADRS. K1 ADRS. LAC<12	
		(3, 36)			ENABLE K2 EXHAUST FF	AO ADRS, KI ADRS	INPUT is L<12
							I


TABLE 5-2-22. COMPARE/MOVE COMMAND TIMING SEQUENCE: ADDRESS (cont.)


Page 2 of 2

TIME	SIGNAL	NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
		(3, 34)			ENABLE K214	K164. AORI	
K214							-
	EFN	(3.36)			ENABLE F RGTR		
		(3.34)			SET F FULL FF		
	CKBSQP	(3.36)	N30-4	F	CLR K BUSY FF		
	G492	(3.3, 3.4)	,		SELECT F → I49		
	EK1NRC	(3. 34)			ENABLE K1 RGTR	A0 ADRS FF. 1st ADRS FF. 2nd ADRS FF. (K1 ADRS + K1 EXHAUST)	
	KK2NRC	(3, 34)			ENABLE K2 RGTR	A0 ADRS FF. 1st ADRS FF. 2nd ADRS FF. K1 ADRS. 1st WRITE	-
		(3, 36)			ENABLE 1st & LAST FF	MOVE.1st ADRS + COMPARE.2nd ADRS	*NOTE INPU
		(3.36)	,		ENABLE LAC<12 FF	MOVE.K1 ADRS.A0 ADRS.K1 EXHAUST. K2 EXHAUST	INPUT IS L<
	UPDKQJ	(3, 36)	M32-3	F	INCREMENT DATA COUNTER	MOVE.K1 ADRS. AOADRS. K1 EXHAUST. LAC<12 FF. L<12. Ist ADRS	
		(3.34)			ENABLE K264	F FULL.[ADRS XMIT FULL.K1 ADRS + COMPARE + (HR FULL.K1 ADRS) + 1st ADRS 1. AORI	
K264		(3.35)			SET ADRS XMIT FULL FF		
		(3.34)			CLR F FULL FF		
	EATOR	(3.34)			ENABLE ADRS XMIT		MEMORY REQUEST
	EDT0S	(3.35)			ENABLE DATA XMIT	MOVE.K1 ADRS. 1st ADRS	WRITE BIT
		(3.3,3.4)			SET ENABLE EXIT FF	K1.K2 EXHAUST	
		(3.34)			SET K1 ADRS XMIT FF	MOVE.1st ADRS	
	i	(3.34)			ENABLE K1 ADRS XMIT FF	A0 ADRS.(1st ADRS + COMPARE)	
		(3.35)			SET BLOCK K ADRS FF	K1.K2 EXHAUST + COMPARE.BUF4VS	BUF4VS = BUF CNTR
		(3, 35)			CLR 1st ADRS FF	1st ADRS	
		(3.35)			SET 2nd ADRS FF	1st ADRS	1
		(3.35)			CLR 2nd ADRS FF	2nd ADRS	
		(3.35)			SET 1st WRITE FF	MOVE. 2nd ADRS	
		(3.35)			CLR 1st WRITE FF	1st WRITE K1 ADRS	
					ENABLE K1 ADRS FF	A0 ADRS	*NOTE INP
	l	(3.35)	I	i	CLR A0 ADRS FF	A0 ADRS	1
		(3.35)			CLR A <sub>2</sub> FF	A0 FF	


INPUT TO 1st & LAST FF - MOVE.K2 EXHAUST + COMPARE.(K1.K2 EXHAUST)


INPUT TO K1 ADRS FF - [ COMPARE. (K1 EXHAUST. K1 ADRS + K2 EXHAUST) ] + [ MOVE. (K1 EXHAUST. K1 ADRS + LAC<12 FF. K1 ADRS + K1 EXHAUST. BF=5. LAC<12 ]






PENTRAL MEMORY REPLECTION








# DETAILED PAK DIAGRAM (CPU 3.38, 3.39, 3.40)

### DATA SEQUENCE

Central memory control generates the data ready signal (DARDY), 50 ns before the transmission of requested data. The accept sequence located on the GM module (CPU 3.16) is conditioned by data ready. Data ready starts the accept sequence timing chain: DR50, DR64. The leading edge of DR50 generates central memory data ready (CMDRM) to the data sequence HT module (CPU 3.39). At the next clock, CMDRJX starts the data sequence timing chain: D164, D214, D264, D314, and D364.

The basic data path flow through the data sequence is shown on the illustration below.



The time interval between the leading edge of CMDRJX and the beginning of D164 is considered as D114.

During time intervals D114 through D364, data in CR9 can be propagated in succession through five registers (H, C, Q, S, and HR) with the loading of each controlled independently by the data sequence. The full conditions of these registers are

monitored by five control FFs: H full, C full, Q full, S full, and HR full, located on the HT and JW modules (CPU 3.39; 3.38). Each control FF is enabled by a special 25 ns clock that occurs half way between the regular clock. A full condition alerts the next sequence interval to enable continuance of data propagation.

Normally, D214 allows for the realignment of character positions in C. Realignment is performed by right shifting the desired number of characters through the shift network and returning the shifted results to the C register. The C full FF remains set while the shift is taking place. When a realignment of data in C is not required, D214 stores the unshifted data from C directly into Q. Depending on sequence conditions, Q full may be set at this point.


Normally, D264 allows for the storage of shifted data from C (bits 48-107) into Q. Any shift residue characters, (those shifted past the tenth character position, bit 48), are transferred into R for temporary storage.

Similarly, D314 allows for the storage of data from Q into S; D364 allows for the storage of data from S into HR. HR full alerts address sequence K264 to initiate a memory write request. Prior to the generation of HR full, the address sequence will already have placed a K2 address into F.

To prevent writing, a compare instruction blocks D 364 altogether.

Consecutive data transmission to central memory control is dependent on the receipt of a signal that acknowledges memory acceptance of the previous write data. Acceptance of a write request which is unduly delayed causes stacking of data in the S, Q, C and H registers. It is specifically because of this stacking capability that the address sequence monitors the buffer counter to ensure that only five K1 address requests (C2  $\geq$  C1), or six K1 address requests (C1 > C2) can be issued prior to a write.

An example of data stacking is illustrated below.



Three data ready responses are received at their maximum rate of 200 ns. Each data ready initiates a data sequence.

The first data sequence proceeds through D364, where HR full is set. HR full enables address sequence K264, and it is during this time that first write request occurs. The second data sequence starts 200 ns after the first; it proceeds through D314 only. Since HR is full, D364 cannot be enabled. The second data word remains stacked in S with the S full FF set. The third data sequence starts 200 ns after the second; it proceeds through D214. By D214 time, HR full is reset by an accept for the first write request. At the next clock, D364 is enabled for the second word while D264 is enabled for the third. The second and third words are simultaneously transferred from S and C into HR and Q, respectively. HR full and Q full enable K264 and D314 at the next clock. K264 initiates a memory write request for the second word while D314 allows for the transfer of data from Q into S. The third data word will remain stacked in S until the second write accept is received.

# MOVE INSTRUCTION (464, 465 - refer to Figure 5-2-33)

Three data detection FFs are utilized by the data sequence to determine path selection. The three FFs, 1st data, 2nd data and 3rd data are located on the HW module (CPU 3.40).

1st data sets at the beginning of a CMU instruction; it enables sequence path selection for receipt of the first word. 2nd data is set at the end of 1st data; it enables sequence path selection for receipt of the second word. Two paths are provided for 2nd data; the path chosen is dependent on the  $C2 \ge C1$  FF. 3rd data sets at the end of 2nd data when C1 > C2; it enables sequence path selection for receipt of the third word.

#### 1st DATA

Receipt of the first data ready response initiates the first data sequence. The first word received will be the first word of the K2 destination field.

- 1. Data ready allows the data counter (CPU 3.39) to be decremented by one.
- The first K2 word is transferred into Q, where it will remain until second data.
   The entire Q register is enabled because CSR contained zero from the start sequence.
- 3. Clear 1st data, set 2nd data.

The data sequence is now conditioned for receipt of the second data word. The next data ready will initiate the second data sequence.

#### 2nd DATA

The second word received will be the first word of the K1 source field. The path chosen for 2nd data is dependent on the  $C2 \ge C1$  FF. Each path is described separately.

## C2 ≥ C1

With the C2 offset greater than, or equal to the C1 offset, the first K1 word is shifted to align the first actual character position of K1 with K2. The shifted K1 data from C is transferred into Q, where it combines with the K2 offset stored in Q from 1st data. The shift residue from C is transferred into R for temporary storage until the next sequence. The complete word in Q becomes the first K2 write data; it is transferred into S and HR, at which time the first write request is performed.

- 1. Data ready allows the data counter to be decremented by one (CPU 3.39).
- 2. The C2 offset in CSR controls loading Q, so that the K2 offset is protected while the shifted K1 occupies the remaining character positions of Q.
- 3. Clear 2nd data.

All subsequent data responses use the normal path (1st DATA. 2nd DATA. 3rd DATA), until last word is detected.

## C1 > C2

With the C1 offset greater than the C2 offset, the first K1 word is shifted to align the first actual character position of K1 with K2. Since a left shift cannot be performed, the shift will cause all characters to reside in the residue portion of C. The residue from C is transferred into R, where it will remain until the next sequence.

- 1. Data ready allows the data counter to be decremented by one (CPU 3.39).
- 2. Clear 2nd data, set 3rd data.

The data sequence is now conditioned for receipt of the third data word. The first K1 word that was aligned with K2 remains in the R register until the next K1 word is received.

## 3rd DATA

While the second K1 word is being shifted to align K1 with K2, the first residue is transferred from R into Q, where it combines with the K2 offset stored in Q from 1st data. The shifted second K1 word in C is then transferred into Q to occupy its remaining character positions. The shift residue from C is transferred into R for storage until the next sequence. The complete word in Q becomes the first K2 write data, and is transferred into S and HR, at which time the first write request is performed.

- 1. Data ready allows the data counter to be decremented by one (CPU 3.39).
- 2. The C2 offset in CSR controls the loading of Q, so that the K2 offset is protected while the first K1 residue from R is transferred into Q.
- The shift count in PW controls the loading of Q, so that the K2 offset and K1
  residue previously stored in Q are protected while the second K1 word occupies
  the remainder of Q.
- 4. Clear 3rd data.

All subsequent data ready responses use the normal path (Ist DATA. 2nd DATA. 3rd DATA, until last word is detected.

## 1st DATA . 2nd DATA . 3rd DATA (Normal Path)

The normal path operation is similar to 3rd data—with the exception that the CSR register will contain zero instead of an offset value.

The data counter is decremented by one for each data ready. When the count equals zero and the LAC <12 FF is set, the data word in CR9 is the last K2 word. The data path chosen is dependent on the remaining buffer count value.

#### DT=0 . BF=1 . LAC < 12FF

A data count of zero and a buffer count of one indicate that the block HR FF must have been set on the previous sequence to prevent writing the last K2 word until the partial write characters from K2 are read. (Examples of this condition are illustrated in figures 5-2-34 and 5-2-36.)

The remaining length value in LC determines how many partial write characters from K2 must be returned to K2.

 The remaining length value from LC is transferred into PW where it controls loading the partial write characters into Q.

#### DT=0 . BF=0 . LAC < 12 FF

A data count of zero and a buffer count of one indicate that the block HR FF was not previously set. Residue characters from the previous sequence stored in R are transferred into Q. The partial write characters from K2 are transferred into Q. (An example of this condition is illustrated in f igure 5-2-35.)

The remaining length value from LC is transferred into PW and is used to control
the loading of the partial write characters into Q.

### COMPARE INSTRUCTION (466, 467 - Refer to figure 5-2-33)

A compare instruction sets the block HR FF (CPU 3.38); it remains set throughout the instruction to block D364.

The toggle FF located on the HW module (CPU 3.40) is used by compare to select the appropriate data path for K1 and K2. In its reset state, the toggle FF selects the K1 data path. K1 is always stored in S. When set, the toggle FF selects the K2 data path. K2 is always stored in Q.

The 1st data flip-flop is the only data detection FF utilized by compare. Path selections are determined by the condition of 1st data,  $C2 \ge C1$ , toggle and last compare.

The first word received (of a pair) will always be a K1 word. The 1st data FF is set at the beginning of a CMU instruction; it enables sequence path selection for the first word received. Four paths are provided for 1st data:  $(C2 \ge C1 \cdot \overline{TOGGLE})$ ,  $(C2 \ge C1 \cdot \overline{TOGGLE})$ ,  $(C1 > C2 \cdot \overline{TOGGLE})$ , and  $(C1 > C2 \cdot \overline{TOGGLE})$ .

## 1st DATA . C2 ≥ C1 . TOGGLE

The first K1 word received is shifted to align K1 with K2. The shift residue is transferred into the R register for storage until the next sequence. The shifted K1 data from C is transferred into Q and S.


- 1. Data ready allows the data counter to be decremented by one (CPU 3.39).
- 2. The C2 offset in the CSR register prevents loading the C2 offset positions of Q.
- 3. The toggle FF is set; the 1st data FF remains set until receipt of the first K2 word.

## 1st DATA . C2 ≥ C1 . TOGGLE

The first K2 word received is transferred directly into Q without shifting, since K1 was already shifted to align with K2.

- 1. Data ready allows the data counter to be decremented by one (CPU 3.39).
- 2. The C2 offset in the CSR register prevents loading the C2 offset positions of Q.
- 3. Reset 1st data FF and toggle FF.
- 4. Enable compare sequence.

A representative timing diagram for 1st data is shown below.



All subsequent data ready responses will use the normal compare data path, (1st DATA. LAST COMPARE), until last compare is detected.

### 1st DATA . C1 > C2

With C1 > C2, the paths for 1st data are similar to those previously described for  $C2 \ge C1$ , with the following exceptions:

- Rather than K1 being shifted to align with K2, the opposite is performed; K2 is shifted to align with K1.
- 2. Because of this change, the loading of Q is controlled by C1 instead of C2.

All subsequent data ready responses will use the normal data path (1st DATA. LAST COMPARE), until last compare is detected.

## 1st DATA . LAST COMPARE (Normal Path)

The normal paths for compare are similar to the 1st data paths previously described. However, the difference between 1st data and the normal path is that the residue in R from the previous sequence is transferred into Q while the shift is being performed for K1 (C2  $\geq$  C1) or K2 (C1  $\geq$  C2). The shifted characters of K1 or K2 are then transferred into Q to combine with the residue, forming a complete word. The current shift residue is transferred into R for storage until the next sequence.

- 1. The CSR register will always contain zero so that the residue from  ${\bf R}$  can be loaded into the entire  ${\bf Q}$  register.
- The PW register, which contains the shift count, ensures that only the shifted contents of K1 (C2 ≥ C1) or K2 (C1 > C2) are transferred into Q while the previous residue, (step 1), is protected.

The normal path is used for receipt of data until the last compare FF is set. Last compare is set during the compare sequence when K1 and K2 have been exhausted and the compare sequence determines that the second last pair of words are equal. Data path selection for last compare is determined by the condition of the  $C2 \ge C1$  FF, toggle FF and the remaining buffer count.

#### LAST COMPARE . BF=2

The buffer count of two with the last compare FF set, indicates that one remaining pair of words must be received and compared before the instruction is completed. (An example of this condition is illustrated in figure 5-2-37.)

The data sequence is similar to a normal path except that:

- CSR contains the remaining length from LA (C1 > C2) or LC (C2 ≥ C1); CSR
  prevents loading Q with characters that are not part of the K1 or K2 last word
  field.
- CSR ≠ PW ensures that only the shifted K1 (C2 ≥ C1) or K2 (C1 > C2) characters
  are transferred into Q while the previous residue is protected, and characters
  not part of the K1 or K2 field are blocked.

#### LAST COMPARE . BF=1

A buffer count of one with the last compare FF set, indicates that only one remaining word must be received. (An example of this condition is illustrated in figure 5-2-38.)

With  $C2 \ge C1$ , the remaining word will be from K2; whereas with C1 > C2, the remaining word will be from K1. CSR will contain the remaining length from LA (C1 > C2), or LC ( $C2 \ge C1$ ); CSR prevents loading Q with characters that are not part of the K1 or K2 last word field.

#### COLLATE TABLE LOOK-UP

The data sequence is also used during the compare collate operation to store the collate table word into the T register. The appropriate collate character is selected via I34 and transferred to either the TS or TQ register.

## CENTRAL MEMORY CONTROL - ACCEPT RESPONSE

Central memory control responds to a read or write request by generating an accept signal (CMACM) when the request is honored. CMACM sets the CMC accept FF (CPU 3.35) and clears the ADRS XMIT full FF (at full). The reset condition of at full allows initiation of another address sequence, unless the block K ADRS FF is set.

#### Buffer Counter


The CMC accept FF for a write operation (K1 ADRS FF) decrements the buffer counter by one. K1 ADRS XMIT FF, located on the JR module (CPU 3.34), prevents decrementing the buffer counter on a read accept. The buffer counter and decrement controls are located on the JV module (CPU 3.37).


## Block HR Controls


When the address sequence detects that the next K2 field length will exhaust (indicated by LAC < 12 FF) with a count of two in the buffer counter, the block HR FF will be set. LAC < 12 and a buffer count of two indicate that the last K1 word and last K2 word must be received before the last K2 write is performed.


The block HR FF is always set at the beginning of a compare instruction, and remains set throughout its execution.

When set, the block HR FF blocks data sequence D364.










A



Δ




TABLE 5-2-23. COMPARE/MOVE COMMAND TIMING SEQUENCE: CENTRAL MEMORY CONTROL ACCEPT

TIME	111		TEST P POINT		COMMAND	CONDITION	COMMENTS
-	(3.35)			_	SET CMC ACCEPT FF CLR ADRS XMIT FULL FF	CMACM. CMU ON. TLSS	CMC ACCEPT
		(3, 37)			DECREMENT BUFFER COUNTER	UPBKPV.(CMC ACCEPT.MOVE.  KIADRS XMIT FF)	
	EEXNVF	(3.37)	N33-1	F	ENABLE EXIT SEQ	ENABLE EXIT FF.K1.K2 EXHAUST. MOVE.CMC ACCEPT.K1 ADRS XMIT FF	
	SBHRVK	(3.37)	M31-10	F	SET BLOCK HR FF	COMPARE + (K1 ADRS.BUF=2. LAC < 12 FF.K1 ADRS XMIT FF. CMC	
	CHRFSW	(3.37)	M30-11	F	CLR HR FULL FF	ACCEPT) MOVE. CMC ACCEPT. KI ADRS XMIT FF	

TABLE 5-2-24. COMPARE/MOVE COMMAND TIMING SEQUENCE: CENTRAL MEMORY CONTROL DATA READY RESPONSE

TIME	CMDRM (3.39) LA45TV (3.41)		NAME TEST P POINT		COMMAND	CONDITION	
			M32-1	т	GENERATE DATA READY-CMDRJX	DATA READY. CMU ON FF	
			M27-4 F		SELECT LA → I45	1st & LAST FF. COLLATE IN PROGRESS. COMPARE. C1 ≥ C2. DATA READY DELAY FF	
	LA45TV	(3.41)	M27-4	Т	SELECT LC → I45		-

TABLE 5-2-25. COMPARE/MOVE COMMAND TIMING SEQUENCE: DATA

	<del>,</del>						Page 1 of 5
TIME	SIGNAL	NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
D114	CMDRJX (3.39)  ENABH (3.39)		M32-10	F	DECREMENT DATA COUNTER ENABLE H RGTR SET H FULL FF	DATA READY DELAY FF  UPDKPJ. DT=0. Ist & LAST FF +  COLLATE IN PROGRESS FF  DATA READY DELAY FF. (1st & LAST FF + COLLATE IN PROGRESS. DT=0)  DATA READY DELAY FF. (1st & LAST FF	
	ENHBT	(3.39)			ENABLE T RGTR SET T FULL FF	+ COLLATE IN PROGRESS). DT=0  DATA READY DELAY FF.(1st & LAST FF) + COLLATE IN PROGRESS). DT=0  DATA READY DELAY FF.(1st & LAST FF)	
	E164JW	(3.39)	M30-13	Т	ENABLE D164	+ COLLATE IN PROGRESS). DT=0 DATA READY DELAY FF. (Ist & LAST FF + COLLATE IN PROGRESS). DT=0	
	LCOOMN	, ,	M31-5	Т		LAST MOVE.DT0.LAC < 12.(BUF.0 + BUF=1) LAST COMPARE.LAST WORD COMPARE FF.(BUF=1 + BUF.2)	

TABLE 5-2-25. COMPARE/MOVE COMMAND TIMING SEQUENCE: DATA (cont.)

							Page 2 of 5
TIME	SIGNAL	NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
					ENABLE D164	E164JW + E164KW + (C FULL FF.H FULI	
						FF.D214) + (H FULL FF.C FULL FF)	
D164					SELECT H → I15		
	15I5JT	(3.39)			SELECT I15 → I5	T FULL FF BLK C FULL	
	SCFOJW	(3.39)			SET C FULL FF	T FULL FF •BLK C FULL	
					CLR H FULL FF	T FULL FF	
	ECD114	(3.39)			ENABLE C RGTR	T FULL FF	
	C240KL	(3.38)	M26-6	F	SELECT C2 → I40	COMPARE.1st DATA FF.C2 ≥ C1 +	
						2nd DATA FF	
	ESRDKF	(3.38)			ENABLE CSR	COMPARE.1st DATA FF + 2nd DATA FF	
	C140KL	(3.38)	M26-11	F	SELECT C1 → I40	COMPARE.1st DATA FF.C1 ≥ C2	
	G450. G451	(3.37)			SELECT LC → I45		NORMALLY SELECTED
	G400.G401	(3.30)			SELECT I45 → I40		NORMALLY SELECTED
	EPWNKF	(3.38)			ENABLE PW RGTR	LMOOMK	
	TS38KC	(3.38)	L26-11	F	SELECT TS → 138	T FULL FF.(DATA 2 FF + TQ=WP)	
		ì	-	ļ	ENABLE TS RGTR	]	
	TS38KC	(3.38)	L26-11	т	SELECT TQ→138	T FULL FF.(DATA 2 FF. TQ=WP)	NORMALLY
	ETQNKF	(3.38)	L25-1	F	ENABLE TQ RGTR	ا ا	SELECTED
	ECS2KZ	(3, 38)	L27-7	F	ENABLE COLLATE CS264	T FULL FF. DATA 2 FF	
	CTFOKJ	(3.38)	M32-4	F	CLR T FULL FF	T FULL FF.(DATA 2 FF + TQ=TS)	
	E164KW	(3, 38)	M30-14	Т	ENABLE DATA SEQ D164	T FULL FF. DATA 2 FF. TS=TQ	
	CDA2KZ	(3.38)	L27-8	F	CLR DATA 2 FF	T FULL FF. DATA 2 FF	
	G372	(3.42)	M19-10	F	SELECT I34 → I37		NORMALLY SELECTED

# TABLE 5-2-25. COMPARE/MOVE COMMAND TIMING

SEQUENCE: DATA (cont.)

							Page 3 of 5
TIME	SIGNAL	NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
	D214D	(3.38)			ENABLE D214	C FULL.Q FULL.D214 + C FULL.Q FULL. S FULL + C FULL.Q FULL.S FULL. HR FULL	
D214	EQ00MF	(3.40)			ENABLE Q RGTR	MOVE. 2ndDATA FF + COMPARE. 1st DATA FF + COMPARE. (C1>C2. TOGGLE FF + C2≥C1. TOGGLE FF)	
	ECSNMU	(3.40)	L30-1	F	SELECT SN → I5  ENABLE C RGTR	MOVE. LM00MK + COMPARE. (C2≥C1. TOGGLE FF + C1>C2. TOGGLE FF. (LAST COMPARE FF + BUFIVM)	LM00MK=LAST MOVE (3.40)
	R30DMF	(3, 40)			SELECT C → I30	MOVE. 1st DATA + (LAC<12 FF. DT=0. BUF1VM) + COMPARE. (C2 ≥ C1. TOGGLE FF + C1 > C2. TOGGLE FF)	·
	R30DMF	(3, 40)			SELECT R → I30	MOVE. 1st DATA. (LAC<12 FF + DT=0 + BUF1VM) + COMPARE. (C2≥C1. TOGGLE FF + C1>C2. TOGGLE FF)	
	SR47MN	(3.40)	M29-1	F	SELECT CSR → 147	COMPARE LC00MN	LC00MN=LAST COMPARE (3.40)
	CSFDMC	(3, 40)	L28-10	F	SELECT PW→ I47	MOVE.LAC<12 FF.DT=0.BUF1VM	
	SR47MN +	CSFDMC		Ì	SELECT CSR → 147	MOVE. $(\overline{LAC} < 12 \text{ FF} + \overline{DT} = 0 + \overline{BUF1VM})$ + COMPARE. $\overline{LC00MN}$	
	EC0MMF	(3, 39)	M33-7	F	ENABLE COMPARE CM114	COMPARE.C2≥C1.TOGGLE FF	
	ETOGMN	(3.40)	M29-11	F	ENABLE TOGGLE FF	COMPARE.(C2≥C1.TOGGLE FF + C1>C2. .TOGGLE FF)	
	SQF0MW	(3, 40)			ENABLE SET Q FULL FF	MOVE. LAC<12 FF. DT=0. BUF1VM + COMPARE, (C1>C2. TOGGLE FF + C2≥C1 . TOGGLE FF) + LAST COMPARE FF. BUF1VM	
		(3.38)	M30-2	F	SET Q FULL FF	SQF0MW. 3rd DATA FF	
	CCF0MW	(3.40)	M30-4)	F	CLR C FULL FF	MOVE.(1st DATA FF + LAC<12 FF.DT=0 .BUF1VM) + COMPARE.(C1>C2.TOGGLE FF + C2≥C1.TOGGLE FF)	
	CSFDMC	(3.40)	L28-10	F	CLR S FULL FF	MOVE.LAC 12 FF.DT=0.BUF1VM	
		(3.38)			CLR BLOCK HR FF	LM00MK ·	LM00MK=LAST MOVE (3.40)
	C1S2MN	(3.40)	M29-10	F	CLR 1st DATA FF  SET 2nd DATA FF  SELECT 0 → I40 DECODER	1st DATA, MOVE	
	ECSRMC	(3.40)	N29-11	F	ENABLE CSR RGTR CLR 1st DATA FF	COMPARE.C2≥C1.TOGGLE FF. 1st DATA FF	,


TABLE 5-2-25. COMPARE/MOVE COMMAND TIMING SEQUENCE: DATA (cont.)


AL NAME	1				Page 4 of 5
NAL NAME TEST POINT		Р	COMMAND	CONDITION	COMMENTS
W (3.40) (3.38)			ENABLE D264 SET D264	[ MOVE. 1st DATA FF + COMPARE ]. D214 E264M W. Q FULL FF	
ER00 WU (3.38)  G302 (3.28)  (3.38)  ETOGUN (3.41)  EQ00NF (3.40)  G470. G471 (3.40)		F	ENABLE R RGTR  SELECT C → 130  CLR C FULL FF  ENABLE TOGGLE FF  ENABLE Q RGTR  SELECT PW ≠ CSR → 147	(2nd DATA FF.C2≥C1) + 2nd DATA FF LC00MN	R→130  LC00MN=LAST COMPARE
G470. G471 (3.40) G470. G471 (3.40) EC0MNF (3.40) SQF0NW (3.40) ECSRNC (3.40)		F	SELECT PW→ 147  SELECT CSR → 147  ENABLE COMPARE SEQ SET Q FULL FF SELECT 0 → 140 DECODE ENABLE CSR RGTR CLR 1st DATA FF CLR 2nd DATA FF CLR 3rd DATA FF	MOVE.(2nd DATA FF + C1 ≥C2) + COMPARE .Tst DATA.LC00MN + SR47MN + PW47CN MOVE.(2nd DATA FF.C2 ≥C1) + COMPARE .1st DATA + LC00MN COMPARE.TOGGLE FF C2 ≥ C1 + 2nd DATA FF 2nd DATA FF.C2 ≥C1 + 3rd DATA FF + COMPARE.1st DATA FF.TOGGLE FF COMPARE.1st DATA FF.TOGGLE FF 2nd DATA FF 3rd DATA FF 3rd DATA FF	(2. 39) <del>PW→ I47 +</del> <del>PW ≠ CSR → I47</del>
U IN F 34	(3. 38) (3. 38) (3. 28) (3. 38) (3. 38) (3. 41) (3. 40) (71 (3. 40) (71 (3. 40) (71 (3. 40) (71 (3. 40) (71 (3. 40)	(3. 38) (3. 38) (3. 28) (3. 38) (3. 38) (3. 41) (3. 40) (71 (3. 40	(3. 38) (3. 38) (3. 28) (3. 38) (3. 38) (3. 41) (3. 40) (71 (3. 40	(3.38)  (3.38)  (3.38)  (3.38)  (3.38)  (3.40)  (3.40)  (71 (3.40)  (77 (3.40)  (78 (3.40)  (79 (3.40)  (79 (3.40)  (70 (3.40	(3. 38)  (3. 38)  (3. 38)  (3. 38)  (3. 38)  (3. 38)  (3. 38)  (3. 34)  (3. 40)  (71 (3. 40)  (71 (3. 40)  (72 (3. 40)  (73 (3. 40)  (74 (3. 40)  (75 (3. 40)  (76 (3. 40)  (77 (3. 40)  (


TABLE 5-2-25. COMPARE/MOVE COMMAND TIMING

SEQUENCE: DATA (cont.)

							Page 5 of 5
TIME	SIGNAL	NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
	(3, 38)				ENABLE D314	Q FULL. S FULL + Q FULL. S FULL. HR FULL. MOV E + ETD314	
D314		(3.38)			SET S FULL FF	SSFOUW	
	ES00WU	(3.38)	L30-3	$\mathbf{F}$	ENABLE S RGTR		
		(3.38)			CLR Q FULL FF		
	R30DMF	(3.40)			SELECT R → I30	LAST WORD COMPARE FF. BUF1VM. C1 ≥C2	
	SR47MN	(3.40)	M29-1	$\mathbf{F}$	SELECT CSR → I47	LAST WORD COMPARE FF. BUF1VM	
	EQ00MF	(3.40)			ENABLE Q RGTR	LAST WORD COMPARE FF. BUF1VM	
	ECOMMF	(3.40)	N33-7	F	ENABLE COMPARE SEQ	LAST WORD COMPARE FF. BUF1VM	
	SFHR WK	(3.38)	M31-9	т	ENABLE D364	S FULL. HR FULL. MOV E	
		(3.38)			SET D364	SFHRWK.BLOCK HR FF	
D364	EHRNC	(3.38)			ENABLE HR RGTR		
	CMI7. CMX7 (3.45)				SELECT S → I7		
	SHCSC W	(3.38)	M30-10	F	SET HR FULL FF		
		Į			CLR S FULL FF		







# DETAILED PAK DIAGRAM (CPU 3.41)

## SHORT DATA SEQUENCE

The short data sequence is similar in operation to the normal data sequence; however, it is only enabled when the 1st & last FF is set.

1st & last FF is set for a move when K2 exhausts during 1st address, and for a compare when K1 and K2 exhaust during 2nd address.

## MOVE INSTRUCTION (464, 465 - Refer to figure 5-2-39.)

#### 1st DATA

- 1. Decrement data counter by one.
- 2. The first K2 word is transferred to Q.
- 3. Clear 1st data, set 2nd data.

## 2nd DATA

Path selection for 2nd data is determined by C2 ≥ C1 and the buffer count.

## $C2 \ge C1$

With  $C2 \ge C1$ , the last move equals-zero signal (LMSOTV) selects the appropriate data path.

- 1. Decrement data counter by one.
- 2. The shifted K1 word is transferred to Q. The C2 offset in CSR and the shift count in PW control the loading of Q. CSR ≠ PW ensures that only the shifted characters from K1 are stored in Q, while the K2 offset, and characters not part of the K2 field, are protected. (An example of this condition is illustrated in figure 5-2-41.)
- The complete word in Q is transferred to S and HR in preparation for the 1st write request.

## C1 > C2

With C1 > C2, the buffer count is checked. If the count equals zero, the last move equals-zero signal (LMSOTV) is generated. The sequence follows the same path described for  $C2 \ge C1$ .

If the buffer count equals one, the last move equals-one signal (LMS1TU) is generated. Last move equals-one indicates that two K1 words must be received. (An example of this condition is illustrated in figure 5-2-40.)

- 1. Decrement data counter by one.
- After K1 has been shifted, all K1 characters will reside in the residue portion
  of C. Therefore, the residue must first be transferred to R and then to Q. The
  C2 offset in CSR and the shift count in PW control the loading of Q.
- 3. Clear 2nd data, set 3rd data.

### 3rd DATA


- 1. Decrement data counter by one.
- 2. The shifted K1 data is transferred to Q. The loading of Q is controlled by the remaining length value in LC and the shift count in PW.
- The complete word in Q is transferred to S and HR in preparation for the 1st write.

# COMPARE INSTRUCTION (466, 467 - Refer to figure 5-2-39)

Short data for a compare monitors C2 ≥ C1 and toggle to determine path selection.

The data path is the same as the one used for a normal data sequence with 1st data. except that for a short compare both CSR and PW are used. CSR will contain the C2 offset value (C2  $\geq$  C1) or the C1 offset value, while PW will contain the remaining LC value (C2  $\geq$  C1) or LA value (C1 > C2).

INSTRUCTION CONDITION DS264 DS314 DS364 DSII4 DS164 DS214 IST DATA F/F (0) CSR → 147 2 nd DATA F/F (C2 ≥CI + CI>C2 · BF = 0) DATA XMIT LC--145--140--140 DECODE-- PW-C2→I40 →I40 DECODE --MOVE (464 † 465) 2 nd DATA F/F · →T15 ----->15 --CI > C2 · BF = I C2-140 -140 DECODE - CSR-+ CSR ⊕ PW-147-(PW=SCR) 3rd DATA F/F DATA XMIT (CI > C2) LC->145->140->140 DECODE-> CSR (PW = SCR) C2 ≥CI · TOGGLE C → I30 → I47 → I47 LC-+145-+140--+140 DECODE-+ PW- $\texttt{C2} \geq \texttt{CI} \cdot \texttt{TOGGLE}$ COMPARE (466 † 467) CI > C2 · TOGGLE --> II5 ----> I5 --LA--145-140 --> 140 DECODE -> PW-CI--140-140 DECODE - CSR ⊕ PW-CI > C2 · TOGGLE 19981800 SHORT DATA SEQUENCE FIGURE 5-2-39 5-2-84-1



# TABLE 5-2-26. COMPARE/MOVE COMMAND TIMING

SEQUENCE: SHORT DATA

	TIME	SIGNAL NAM		TEST POINT	Р	COMMAND	CON DITION	COMMENTS
1	DS114	G400.G401(3 EPWNTF (3	3.39) 3.30) 3.41)		F	ENABLE H RGTR.  DECREMENT DATA COUNTER  SELECT 145 → 140  ENABLE PW RGTR ENABLE SHORT DATA SEQ 164	DATA READY DELAY FF DATA READY DELAY FF. 1ST & LAST FF. COLLATE IN PROGRESS UPDKPJ. UPDKQJ. 1ST & LAST FF. COLLATE IN PROGRESS COMPARE + LMSOTV	
		LMS0 TV (3 LMS1 TU (3	3.41)			•	MOVE . 2ND DATA . [C23C1 + BUF=0 . C17C2] MOVE . 2ND DATA . BUF=1 . C13C2	LAST MOVE=0 LAST MOVE=1
]	DS164	I15I51 (3 ECDS16 (3 G450.G451(3 ECSRTF (3 C240TL (3 C140TL (3	3.41) 3.41) 3.41)		F F F	SELECT H $\rightarrow$ I15 SELECT I15 $\rightarrow$ I5 ENABLE C RGTR SELECT LC $\rightarrow$ I45 ENABLE CSR RGTR SELECT C2 $\rightarrow$ I40 SELECT C1 $\rightarrow$ I40	COMPARE + IST DATA FF COMPARE . C2 ≥ C1 + 2ND DATA FF COMPARE . C1 > C2	LA → 145
			3.41) 3.41)			SELECT 145 →140 CLR BLOCK K ADRS FF	LMOSTV + 3RD DATA	3RD DATA

DS164

SELECT 145 →140 CLR BLOCK K ADRS FF ENABLE SHORT DATA

SEQ 214


PAGE 1 OF 2

# TABLE 5-2-26. COMPARE/MOVE COMMAND TIMING

SEQUENCE: SHORT DATA (cont.)

PAGE 2 OF 2

						FAGE 2 OF 2
TIME	SIGNAL NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
DS214	G302 (3.28)		SELECT C → 130 ENABLE Q RGTR ENABLE TOGGLE FF ENABLE C RGTR SELECT SN → 15 SELECT CSR ≠ PW → 147 SELECT CSR → 147 ENABLE COMPARE SEQ ENABLE SHORT DATA-DS314 CLR 1ST DATA FF SET 2ND DATA FF	MOVE. 1ST DATA + [COMPARE. (C2≥C1. TOGGLE + C1> C2. TOGGLE)] MOVE. 1ST DATA + [COMPARE. (C2≥C1. TOGGLE + C1 > C2. TOGGLE)] MOVE. 1ST DATA + COMPARE. (C2≥C1. TOGGLE + C1 > C2. TOGGLE) MOVE. 1ST DATA + COMPARE. (C2≥C1. TOGGLE + C1> C2. TOGGLE) COMPARE. (C2≥C1. TOGGLE) COMPARE MOVE COMPARE. C2≥C1. TOGGLE COMPARE. C1> C2. TOGGLE MOVE. 1ST DATA MOVE. 1ST DATA	R → I30	
DS264	ER (3.41) G302 (3.28) PS47UN (3.41) ETOGUN (3.41) EQ00UF (3.41) ECQMUF (3.41) ESSFOUW (3.41) SSFOUW (3.41) C2S3UN (3.41) C2S3UN (3.41) C2S3UN (3.41) R30OUF (3.41) PS47UN (3.41) R30OUF / (3.41) R30OUF / (3.41) EQ00UF (3.41)	M07-8 M29-3 M29-14 L25-6 N33-6 M14-14 M30-1 M29-9 M29-9 L25.5	T FFFF TFFFF	ENABLE DS264  ENABLE R RGTR SELECT C → 130 SELECT CSR ≠ PW → 147 ENABLE TOGGLE FF ENABLE Q RGTR ENABLE COMPARE SEQ ENABLE SHORT DATA DS314  ENABLE S RGTR SET S FULL FF CLR 2ND DATA FF SET 3RD DATA FF SET 3RD DATA FF SELECT R → 130  SELECT CSR, ≠ PW → 147 ENABLE Q RGTR	MOVE. IST DATA + COMPARE. (C2 ≥ C1.  TOGGLE + C1 > C2. TOGGLE)  LMSITU + COMPARE COMPARE. TOGGLE MOVE + COMPARE. TOGGLE  MOVE + COMPARE. TOGGLE  MOVE. 2ND DATA. C2 ≥ C1 + 3RD DATA 2ND DATA 2ND DATA MOVE. C1 > C2. 2ND DATA FF  MOVE. C1 > C2. 2ND DATA FF  MOVE. C1 > C2. 2ND DATA FF	



## DETAILED PAK DIAGRAM (CPU 3.42)

## COMPARE SEQUENCE

The compare sequence is enabled from either the data sequence or the collate sequence.

## FROM DATA SEQUENCE

The compare sequence monitors the compare word equal signal (CWEQ) to determine the action to be performed.

## Comparison Equal (CWEQ)

- The buffer counter is decremented by two, which will allow the address sequence to initiate read requests for another pair of words.
- 2. The block K address FF is reset, enabling the address sequence timing chain at the next clock.
- S full and Q full are cleared, enabling the data sequence to resume, and another compare to be initiated.

Last compare is detected by the condition (K1 exhaust and K2 exhaust) or (1st & last FF). When both K1 and K2 are exhausted for a normal compare, or 1st & last is set for a short compare, the next compare will be the last. If the result of the last comparison is an equal condition, the exit sequence will be enabled.

## Comparison Unequal (CWEQ)

- The character position register (CP) is enabled, so that a code pointing to the first unequal character (from left to right) can be stored.
- Using the CP code, the unequal character from both S and Q is stored in TS and TQ, respectively.
- The compare sequence will enable the exit or collate sequence. The sequence enabled will depend on the instruction type being executed.

TABLE 5-2-27. COMPARE/MOVE COMMAND TIMING SEQUENCE: COMPARE

PAGE 1 OF 2


	T						TAGE TOF 2
TIME	SIGNAL NA	ME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
CM114	ECP	(3. 42) (3. 42) (3. 42)		F T T	ENABLE COMPARE SEQ 'ENABLE CP RGTR ENABLE CWEQ FF	ECOMMF + ECOMNF + ECOMUF + ECOM2F CWEQ	
CM164	DNBOYV  CM16YC CM16VC G470.G471  CM16YC CBKOYF EEXNYF G400.G40  LA45YV LA45YV	(3. 43) (3. 42) (3. 42) (3. 40) (3. 42) (3. 42) (3. 42) (3. 42)	M27-13 N31-12 N31-12 N31-12 N31-5	F F F	SET 1ST COMPARE FF DECREMENT BUFFER CNTR CLR COLLATE IN PROGRESS FF BLOCK R RGTR OUTPUT SELECT R → 130 SELECT CSR → 147  ENABLE Q RGTR CLR BLOCK K ADRS FF ENABLE EXIT SEQ SET LAST COMPARE FF SELECT 145 → 140  SELECT LA → 145 SELECT LC → 145 SET COLLATE IN	CWEQ FF  CWEQ FF  CWEQ FF  CWEQ FF  CWEQ FF  CWEQ FF  CWEQ FF  CWEQ FF  . LAST COMPARE FF. IST & LAST FF.  (K1 . K2 EXHAUST)  CWEQ FF . (K1 . K2 EXHAUST)  CWEQ FF . (K1 . K2 EXHAUST)  CWEQ FF . C1> C2 . (K1 . K2 EXHAUST)  CWEQ FF . C2≥ C1 . (K1 . K2 EXHAUST)  CWEQ FF . COLLATE	NORMALLY SELECTED NORMALLY SELECTED
	G372	(3.42)	L24-10 M19-10 N14-9	T F F	SELECT S → 131 SELECT 133 → 137 ENABLE TS RGTR	CWEQ FF CWEQ FF CWEQ FF	

# TABLE 5-2-27. COMPARE/MOVE COMMAND TIMING

SEQUENCE: COMPARE (cont.)

PAGE 2 OF 2

TIME	SIGNAL NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
CM214				ENABLE CM214	CM164	
	DNBOYV (3.42) CQFSYW (3.42) CQFSYW (3.42)	M30-7	F F F	DECREMENT BUFFER COUNTER CLR S FULL FF CLR Q FULL FF	CWEQ FF CWEQ FF CWEQ FF	
	G372 (3.42) G312 (3.42) EPWTYZ (3.42) (3.43) EEXNYF (3.42) LA45YV (3.42)		F F T	SELECT Q → 131 SELECT 133 → 137 ENABLE TQ RGTR ENABLE TS = WP FF ENABLE COLLATE CS114 ENABLE EXIT SEQUENCE CLR LAST COMPARE FF SELECT LA → 145	CWEQ FF CWEQ FF CWEQ FF CWEQ FF CWEQ FF CWEQ FF. COLLATE CWEQ FF. COLLATE CWEQ FF. COLLATE CWEQ FF. COLLATE CWEQ FF. COLLATE	NOPMALLY
	G400. G401 (3. 30) ECSRYF (3. 42) LA45YV (3. 42)			SELECT 145 → 140 ENABLE CSR RGTR SELECT LC → 145	LAST COMPARE FF CWEQ FF . LAST COMPARE FF . C2 ≥ C1	NORMALLY SELECTED



#### DETAILED PAK DIAGRAM (CPU 3.43)

#### COLLATE SEQUENCE

The collate sequence is enabled from the compare sequence if a compare word unequal is detected during a 466 instruction.

The collate sequence can be divided into two sections, where timing chain sequences CS114, CS164 and CS214 form collate I, and CS264 forms collate II. (Refer to figure 5-2-42.)

# COLLATE I

Timing chain sequences CS114 and CS164 are enabled by compare word unequal (CWEQ) from the compare sequence, CM214. The remaining timing chain FF, CS214 is set by require address FF.

Three control FFs are conditioned by CS114 and CS164. They are: address 2, data 2 and require address.

The require address FF allows the address sequence to be enabled by enabling CS214. During CS214, the block K address FF is reset.

The address 2 FF indicates that two passes through the address sequence must be performed, since both collate characters are located in different words.

The data 2 FF indicates that two passes are required through data sequence D164. With address 2 set, each pass occurs after data ready; with address 2 reset, both passes occur consecutively after the first data ready.

The table at right shows the possible equality detection combinations: the resultant settings of the three control FFs, the number of address requests, the passes through D164, and the final code stored in WP.

#### CS214


CS214 is enabled by the require address FF set during CS164. At CS214, the block K address FF is cleared, and the A0 address FF is set. A0 address conditions the address sequence to transmit a collate table address. The upper three bits (3-5) of TS or TQ. which selects one of the eight possible collate table words, are stored in E and WP. During the address sequence, the collate table address from the A0 register is added to the select code in E to formulate the table word address.


### COLLATE II CS264

Collate II is enabled from the data sequence when both collate characters have been loaded into TS and  $TQ_{\bullet}$ 

If both collate characters are equal, the collate character equal signal (CCEQ) is generated to enable the compare sequence; otherwise the exit sequence is enabled.

Equality	Detection	n FFs	Collate	I Contro	l FFs	Final WP	Pass in D164	No. Adrs Requests
TQ=TS	TQ=WP	TS=WP	ADRS 2	DATA 2	REQ ADRS			
-	1	1	0	0	0	No change	None	None
0	0	0	1	1	1	TQ	2 passes per Data Ready	2
1	0	0	0	1	1	TQ	2 passes for Data Ready	1
-	0	1	0	0	1	TQ	1 pass for Data Ready	1
-	1	0	0	0	1	тs	1 pass for Data Ready	1





# TABLE 5-2-28. COMPARE/MOVE COMMAND TIMING

# SEQUENCE: COMPARE COLLATE

PAGE 1 OF 2


TIME	SIGNAL NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
				SET CS114	ENABLE COLLATE - (CM214. CWEQ FF. COLLATE)	
CS114	(3, 42) (3, 29) (3, 43) TS38ZK (3, 43) G372 (3, 42) TS38ZK (3, 43)	M31-1 M19-10 M31-1	F T F	CLR 1ST COMPARE FF ENABLE TQ = 7S FF ENABLE TQ = WP FF SELECT TS → 138 SELECT 134→137 ENABLE TS RGTR	TS = WP FF TS = WP FF	·
CS164	TS38ZK (3.43) G372 (3.42) ETQNZF(3.43) (3.43) (3.43) (3.43) SAD2ZS (3.43)	M31-1 M19-10 L25-2 N28-11	T	SET CS164  SELECT TQ → 138  SELECT 134 → 137  ENABLE TQ RGTR  CLR 1ST COLLATE FF  ENABLE CS264  SET DATA 2 FF  SET ADRS 2 FF  CLR ADRS 2 FF  CLR DATA 2 FF  SET REQUIRE ADRS FF	TQ = WP FF  TQ = WP FF · TS = WP FF TQ = WP FF · TS = WP FF TQ = WP FF · TS = WP FF TQ = WP FF · TS = WP FF · TQ = WP FF · TQ = WP FF · TS = WP FF · TS = WP FF  TQ = WP FF · TS = WP FF + TQ = WP FF · TS = WP FF  TQ = WP FF · TS = WP FF	

# TABLE 5-2-28. COMPARE/MOVE COMMAND TIMING

SEQUENCE: COMPARE COLLATE (cont.)

PAGE 2 OF 2

						PAGE 2 OF 2
TIME	SIGNAL NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
CS214	3913ZC (3.43) 3913ZC (3.43) EPW (3.43) 3913ZC (3.43) 3913ZC (3.43) (3.43)	L26-8 L26-8 L22-12 L26-8 L26-8	보보나	ENABLE CS214  CLR BLOCK K ADRS FF SELECT 139 → 13 ENABLE WP RGTR ENABLE E RGTR SET AOADRS FF CLR REQUIRE ADRS FF	REQUIRE ADRS FF . BLOCK K ADRS FF . AORI	ADD2SZ (2.34)
	G390 . G391 (3. 43) G391	L23-10 L23-8 L23-10	F T T	SELECT TS → 139 TS →135	ADRS <sub>2</sub> FF + TS. WP	
	G390. G391 (3.43)	L23-10 L23-8 L23-10	T F F	SELECT TQ → I39 TQ → I35	ADRS <sub>2</sub> FF . TQ = WP	
CS264	ECOMZF(3.43) CLWCZY(3.43) CLWCZY(3.43)	L31-6 L31-6	Ŧ Ŧ	ENABLE CS264 ENABLE COMPARE ENABLE EXIT CLR LAST COMPARE FF	ECS2KZ OCEQ CCEQ CCEQ	FROM DATA SEQ



#### DETAILED PAK DIAGRAM (CPU 3.44)

#### EXIT SEQUENCE

The exit sequence is enabled at the conclusion of a move or compare instruction.

#### MOVE INSTRUCTION

The enable exit signal (EEXNVF) is generated when: K1 and K2 are exhausted, the enable exit FF is set, and a write accept is received for the last K2 word. EEXNVF enables exit sequence E114. For a move, E114 will clear the C register only. Timing chain sequences E164 and E214 are skipped; E264 is enabled next. (Refer to figure 5-2-44.)

During E264, the contents of C, containing zero, are transferred into X0. The CMU exit signal (EMCEXH) is generated to enable the RNI sequence.

#### COMPARE INSTRUCTION

The enable exit signal (EEXNYF) is generated by the compare or collate sequences. A compare instruction (467) will generate enable exit if an unequal compare occurs before the last compare. It will also generate enable exit if the last compare is equal. However, the last compare FF will be set, indicating equally on the last compare.

A compare collate instruction (466) will generate enable exit if an unequal compare occurs after the appropriate collate characters are read and compared.

#### EXIT - COMPARE EQUAL

The normal exit for a compare equal is identical to the exit performed for a move.


#### EXIT - COMPARE UNEQUAL

The exit sequence for compare unequal is used to calculate the number of characters that were not compared as the result of the unequal condition, and whether K1 is greater or less than K2. The remaining count is contained in the LAC2 register. The character position code in the CP register is subtracted from the remaining count to produce a count equal to the number of characters that have not been compared +1. The count is transferred from LC via I5 into the C register.


If Q < S, the C register is complemented via the I5 complement control logic. The complement of C indicates that K1 > K2.

If Q > S, the C register is not complemented. This indicates K2 > K1.

At E264, the count value stored in the C register is transferred into X0. The CMU exit signal (EMCEXH) is generated to enable the RNI sequence.



TIME	SIGNAL	NAME	TEST POINT	Р	COMMAND	CONDITION	COMMENTS
	EEX0FX	(3.44)	L34-7	Т	ENABLE EXIT	EEXNVF + EEXNYF	
E114			·			-	•
					SELECT 0 → I5		
	ECE214	(3.44)			ENABLE C RGTR	MOVE + COMPARE. LAST COMPARE FF	
					ENABLE E264	MOVE + COMPARE. LAST COMPARE FF	
	L245XC	(3.31)	M33-10	T	SELECT LAC2 → I45	COMPARE. LAST COMPARE FF	
	G440	(3.44)	N24-8	Т	SELECT CP → I44	COMPARE. LAST COMPARE FF	
	L245XC	(3, 44)	M33-10	F	ENABLE LE RGTR	COMPARE. LAST COMPARE FF	
					ENABLE E164	COMPARE. LAST COMPARE FF	
E164							
	G462	(3.31)			SELECT L ADDER → I46		
	ELC0XF	(3.44)			ENABLE LC RGTR		
			1		ENABLE E214		
E214							
	$\overline{\text{L245XC}}$	(3.46)	M33-10	Т	SELECT LC → I45		
	I45I5X	(3.44)			SELECT I45 → I5		
	ECE214	(3.44)			ENABLE C RGTR		
		(3.44)			SET EXIT DELAY FF		
	S0OMI5	(3.44)			SELECT COMP I5	TQ > TS	TQ>TS = QGS
E264					ENABLE EXIT 264	(EXIT DELAY FF.DT=0 + E114.COMPARE .LAST COMPARE FF + E114.MOVE + 0TOXHX) .CNT00	
1101	EXE264	(3.44)			SELECT X0 RGTR	BLOCK AOR FF	
	EMCEXH	(3.44)	L33-7	т	ENABLE CMU EXIT	*	
	EMCEXH	(3, 44)	L33-7	т	ENABLE CMU MASTER CLR	·	÷



#### DETAILED PAK DIAGRAM (CPU 3.45)

# INVERTER 17 PARITY GENERATOR OUTPUT XMITTERS

There are five sets of transmitters that allow the CPU to communicate with other units in the system.

#### P TRANSMITTERS - 2 SETS

The current contents of the CPU P register are continually transmitted to the two PPS chassis. This output also includes a parity bit and the condition of the run FF. The PPS can use these signals to determine abnormal CPU operation.

#### ECS TRANSMITTERS

The ECS coupler receives the starting address and word count from the CPU during execution of an ECS instruction. An odd parity bit (COXPAR) accompanies the transmissions. The request (COREQ) is sent to establish the start of an ECS sequence. The write signal (COWRT) will be sent with the address if a data transfer from CM to ECS is to occur. Start transfer (COSTXF) will be sent if no AOR conditions inhibit the data transfer.

#### CM ADDRESS TRANSMITTERS

The sequences accessing memory develop the gating for loading F into the address transmitters. The request (MEMREQ) will accompany the address if no range error exists.

Parity for the address is developed as ADDPAR; however, this signal can be forced to zero by an input from the status and control register. An RNI tag accompanies requests for instructions. This is used in the CMC breakpoint test. Two control signals related to exchange jump are transmitted independently. The request exchange (CPOXRQ) signals CMC when the CPU executes a 013 instruction or an error exit exchange jump is to be made. OK exchange (CPOKX) is a response to an exchange request sent to the CPU by CMC.

#### CM DATA TRANSMITTERS

The contents of the hold register (HR) are clocked to the data transmitters continually. A single parity bit (ODTPAR) is developed to accompany data transmission. This parity can be forced to zero by the status and control register. A write signal (DWRITE) will be developed by the sequences when the data transmitters contain useful data. This signal will be transmitted to CMC as an indicator of a CM write operation.


#### 17 AND HOLD REGISTER

All data to be transmitted to memory is formatted in I7 and placed in the hold register. Clocking of the HR is conditioned by the sequences which store data. These sequences develop the enable HR (ENBHR) signal and the various I7 input paths. The following table illustrates the contents of HR for each sequence.

TABLE 5-2-30. CPU 3.45 KEY TEST POINTS

				KT					
BIT NO.	PAK LOC.	X (IN)	S (IN)	PAK LOC.	F (IN)	PAK LOC.	I1 (IN)	PAK LOC.	CPOD (OUT)
00 01 02 03 04 05 06 07 03 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	B31 B31 B31 B32 B32 B33 B33 B33 B34 B34 B35 B35 B36 B36 C30 C31 C31 C31 C32 C32 C32 C36	14 14 14 14 14 14 14 14 14	12 09 12 09 12 09 12 09 12 09 12 09 12 09 12 09 12 09 12 09 12 09 12	C36 C36 C36 C36 C31 D31 D31 D32 D32 D34 D34 D36 D36 E31 E31	02 02 02 02 02 02	D36 D36 D36 E31 E31 E32 E32 E33 E33 E33 E34 E34 E35 E35 E35	07 07 07 07 07	B39 B39 B39 B39 B39 B39 B40 B40 B40 B40 B41 B41 B41 B41 B41 B41 C39 C39 C39 C39 C39	07 06 03 05 09 11 10 08 07 06 03 05 09 11 10 08 07 06 03 05 09 11 10 08

			FZ					K	T
BIT NO.	PAK LOC.	X (IN)	S (IN)	PAK LOC.	F (IN)	PAK LOC.	I1 (IN)	PAK LOC.	CPOD (OUT)
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59	C36 C36 C36 C36 C36 C31 C31 C31 C32 C32 C34 C34 C34 C36 C36 C36 C36 C36 C31 C31 C31 C31 C32 C32 C32 C33 C33 C34 C34 C35 C35 C35 C35 C35 C35 C35 C35 C35 C35	14 14 14 14 14 14 14 14 14 14 14	09 12 09 12 09 12 09 12 09 12 09 12 09 12 09 12					C39 C40 C40 C40 C40 C40 C40 C40 C41 C41 C41 C41 C41 C41 C41 C41 C41 C41	08 07 06 03 05 09 11 10 08 07 06 03 05 09 11 10 08 07 06 03 05 09 11 10 08 07 06 03 05 09 11 10 08 09 11 10 08 09 11 10 08 09 11 10 09 10 10 10 10 10 10 10 10 10 10



# DETAILED PAK DIAGRAM (CPU 3.46) CLOCK DISTRIBUTION

#### AA107-A and AD103-A


Phase 1 and phase 3 clocks are received from the master clock fanout in CMC. These signals are 50 ns apart and each has a period of 100 ns. The AB modules OR these two clocks together to produce a pulse every 50 ns. These pulses are shaped and fanned out by the AA modules to produce a CPU clock of 12 ns pulses every 50 ns.

The three AB modules are aligned to produce their outputs at identical (±1 ns) times. However, the wires leading to and from the clock fanout modules (AA) are of various lengths. This causes the clocks at the destination location to be at varying times in relation to each other. Each wire length is chosen to ensure that the most reliable transfer of signals between modules occurs.

TL25 pulses occur midway between the normal CPU clocks due to a wired inversion of the \$TLOCKH signal.

#### AA131-B and AD105-B

The general description above is applicable except that the phase 1 and phase 3 clocks are received as differential inputs to an XA module and then fanned out to three XC modules which replace the AB modules described.



SECTION 6

MAINTENANCE

SECTION 7

PARTS DATA

SECTION 8

WIRE LISTS

Information for these sections is included in separate manuals. Refer to the system publication index at the front of this manual for publication numbers.

# APPENDIX A

GLOSSARY

(To be supplied later)

### COMMENT SHEET

FROM:	NAME:				
FDOM.					
PUBLICATION NO.	19981800	REVISION	L		
	Central Process	sor Unit Hardware	Maintena	nce Manual	
MANUAL TITLE	CDC CYBER 17	<u>0 Models 172/173/</u>	174		

FOLD

**FOLD** 

FIRST CLASS PERMIT NO. 8241

MINNEAPOLIS, MINN.


## **BUSINESS REPLY MAIL**


NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY **CONTROL DATA CORPORATION Publications and Graphics Division ARH219** 4201 North Lexington Avenue Saint Paul, Minnesota 55112

FOLD

FOLD





#### DESCRIPTION

The single CRT CC545 display replaced the dual CRT DD60 or CC538. The data and unblank signals for A, B, C, D, etc. display is always coming over to the display from the controller. However, the data is only looked at when the switch is in the desired position.

The system software controls the display refresh rate. The system alternates i.e. 10 M sec of data for left page and 10 M sec data for right page. The system software tries to maintain 20 M sec of data for a flicker-free display. When running SMM, turn the intensity down because the diagnostics are not controlling the refresh.

#### PRESENTATION SWITCH

Left or Right displays an 8 x 8 inch picture. Gates the unblank for the left or right page of data, deflection unchanged.

<u>Center</u> position enables left and right page of data to be displayed and unblanked simultaneously with a screen size of 8 x 12 inches.

Unblank

The Presentation Switch in the center position (dual display) +20 VDC is on contact 'M'. This 20 VDC energizes relay K1 on the 4DLD PC board in C12 closing contacts enabling the unblank left, right of the 4AMD in C22 and C23.


Position Yoke This +20VDC also energizes K2 on the 4DLD in C12. When Screen Select (left or right) page is recieved, this produces a +5 volt output from pin 5 of the 002-3 in B02. The +5VDC goes through the closed contacts of K2 to the 4DMD in A14, + X position. This enables maximum range of D/A and deflection from center of CRT. The +20VDC also energizes K3 on the 4DLD in C12 for -X position.

Symbol Yoke The +20 VDC on contact "M" also energizes K1 on the 4DND deflection summing amplifiers in A16 (-X position) and A13 (+ X position). The contacts closing parallels two resistors reducing the symbol deflection output by 25%. The K1 relay on the 4DND energizes K4 and K5 on the 4DLD in C12. This reduces the output of the 5AHD "X" symbol deflection by 25%.

The reduction of 25% is:

"Y" "X" Position

Left 8 in x 8 in together = 8 x 16 -25%=
Right 8 in x 8 in 8 in x 12 in
Center Pos. 8 in x 12 in









FIGURE 2. TMS 4052/63 BLOCK DIAGRAM

CHIP SELECT







# SYNDROME ERROR CORRECTION

•••		7	6	. 5	4	3	2	1	. 0	CODE
BIT	Z	17. 62 61 CD 59 58 57 5L	5554 53 52 51 50 49 48	17 45 45 14 42 42 41 40	39383756353433 <i>3</i> 2	213227 28 27 26 2524	23 22 21 20 19 18 17 16	15141312111093	76543216	=78665 C463 C261 C
XOTA S	0	111	111	11-1	1	11	11-1-	-1.01	1110101	q
\ \$1	1	111	11-1	1		11-1-	-111	1 1 (D) (D) (D)	i@1	
\ s:	2	11-1	1	11	11-1-	-111	11111111	101	110	Whit he decreased in Gard?
5	<b>3</b> /	1	11	11-1-	-111	1111111		(1)1(1)	1-1-1	
SA	9 .	11	11-1-	-111	11111111	111	111	11-1		) <b>8</b>
// S	5	11-1-	11	11.111111		1 1 1	11-1		i - <u> i</u>	)
V s	6	-111	11111111	111	111	11-1			1 10-10-	1
DAVA S	7	11111111	111	111	11-1		1	i (i) - (i)-	-111	<b>B</b>
- N. 1. A		62 62 61 60 57 58 57 56	55 54 53 57 51 50 49 4	197 96 45 44 43 42 41 40	3438 37 36 35 34 33 32	31 30 29 22 27 26 25 24	123 22 21 20 19 19 17 16	15 14 13 12 11 10 9 8	74543210	

## NOTES:

IN { 1. Code bits = 1"when number of marked bits (1) in their respective row is even. KWAITE) (2. Code bits are stored with data in memory.

- [3. Syndrome bits =1" when number of marked bits in their respective row plus the code bit is even.
- 4. One Syndrome bit set implies a code bit error.
- OUT (5. Three Syndrome bits set implies a data error in the column indicated by translating syndrome bits.
  - 6. Five Syndrome bits set implies a data error in the column indicated by translating syndrome bits.
  - (7. Any other number of Syndrome birs set implies a multiple error.

CENTRAL MEMORY

# ERROR CORRECTION

	10 15.	0,1,2,	31916	0,0,	0.02,	000	0001	0
	7	6	5	4	3	2	1 0	CODE
BIT	15 62 61 CD 59 58 57 5L	5\$ 54 53 52 51 50 49 48	77 46 45 14 42 42 41 40	34,383734352433/37	213027 28 27 26 25 24	73 22 21 20 19 /8 17 16 15	141312111098765432	1 0 0706656463628169
So	101	11/10	10-0	1	1	11-1-	111	11
	1 0	1 ' 1			, ,	1 (	11111111	1
Sz	11-1		(DG	11-1-	-111	1111111-	111110-	
S 3 0	1	1	11-0-	-111	11111161		-111 11-1	
							1-1	
S 5	1(1) - (1)-	-111	1000 O1 100	111		11-1	1	- 1 1 .
							1110-	
. S7	hind of	101	@@	11-1		11	1-11	1
	626261 605758 57 56	55 54 53 57 51 50 49 48	47 94 45 44 43 42 41 40	3978 37 74 75 34 33 32	21 11 30 29 22 27 26 25 24	23 22 21 20 19 19 17 16 15	14 13 12 11 10 9 5 7 6 5 4 3 2	1 0

## NOTES:

IN { 1. Code bits = 1"when number of marked bits (1) in their respective row is even.

- (WRITE) (2. Code bits are stored with data in memory.
  - (3. Syndrome bits =1" when number of marked bits in their respective row plus the code bit is even.
  - 4. One Syndrome bit set implies a code bit error.
  - OUT (5. Three Syndrome bits set implies a data error in the column indicated by translating syndrome bits.
    - 16. Five Syndrome bits set implies a data error in the column indicated by translating syndrome bits.
    - (7. Any other number of Syndrome bits set implies a multiple error.

# ERROR CORRECTION

•••	7	6	5	4	3	2	1	0	CODE
BIT	17, 62 61 60 59 52 57 56	5554535251504948	17 46 A5 14 42 42 41 40	3938373435343332	213927 28 27 26 25 24	23 22 21 20 19 18 17 16	1514131211 1093	76543210	27CL 65 C4 C3 C2 C1 C
So	111	111	11-1	1	11	11-1-	-111	1111111	
S1	111	11-1	1	1 1	11-1-	-111	P 1 1 1 1 1 1 1	111	<u> </u>
Sa	11-1	1	11	11-1-	-111	1111111	111	111	. 1
, S 3 (	1	1	11-1-	-111	11111111		111	11-1	
S.4	!1	11-1-	-111	11111111	111		11-1	1	1 1
S 5	11-1-	11	1111111	111	111	11-1	1	11	1
56	-111	11111111	111	111	11-1		11	11-1-	<b>, 1</b>
S7	1111111	111	111	11-1	!	1	11-1-	-111	l
***************************************	626261 6057 58 57 56	IS 54 53 57 51 50 49 45	197 96 45 44 43 42 41 40	3979 22 34 35 34 33 32	31 30 79 22 27 24 25 24	1 23 22 21 20 19 19 12 16	15 14 13 12 11 10 9 5	76543210	

## NOTES:

IN S1. Code bits ="1" when number of marked bits (1) in their respective row is even.

- (3. Syndrome bits =1" when number of marked bits in their respective row plus the code bit is even.
- 4. One Syndrome bit set implies a code bit error.
- OUT (5. Three Syndrome bits set implies a data error in the column indicated by translating syndrome bits.
  - 6. Five Syndrome bits set implies a data error in the column indicated by translating syndrome bits.
  - (7. Any other number of Syndrome birs set implies a multiple error.

	CODE (BIN)		DATA (HE	*	
WRITTEN	1111 1111	0000	0000	0000	0000
READ	1111 1111	0000	0000	0000	0000
SYNDROME	0000 0000	No En	ror		
	•				
	DOTAC			•	
WRITTEN	1101 1100 334				•
READ	1101 1100	0000	0000	0.000	0001
SYNDROME	0000 0000	No Eri	701		
					***************************************
		0000	<b>A A A A</b>	<b>^ ^ ^ ^ ^ ^ ^ ^</b>	^^^
WRITTEN	1011 1100		0000		0002
READ	1011 1100	0000	0000	0000	0000
SYNDROME	0100 0011		or, Toggle	e bit i	
	+ 1	DATA	ERLOR		
		0000	<b>^ ^ ^ ^ ^ ^ ^ ^</b>	0000	$\Delta \Delta \Delta \Delta$
WRITTEN	1101 1100		0000	0000	0001
READ	1101 1100	0000	0000	0000	0002
SYNDROME	1010 0011	_		lo Correctio	n
		DATA	ERROL		
		0000	0000		000
WRITTEN			0000		0001
READ	1101 1000	0000	0000	0000	0001
SYNDROME	0000 0100	and the second s		_	<b>.</b>
		ive BI	T FAIL	UKE	
		teres .	•		

ERROR ANALYSIS

SECDED SYNDROME CODE/CORRECTED BIT TABLE

	,	·								·				· · ·	
CODE	317		317	(0)E	e:T	C375	317	(025	317	CCCE	SIT	COSE	217	CODE	SIT
an	BONE	040 (	9	100		,45	(3)	5:0		540	②;	300	(2)	343	5C
031	1	0+1 : (	3	101	(Q)	141	53	501	3	241	57	. 301	56	341	2
002	(1)	0421	(i)	102	(i) (ii)	142	5÷	202	(M)(M)	242	59	302	61	342	2
003	(2)	043	0 ]	103.	Ĭ	143	2	203	2	243	3	3 03	3	343	3
004	0	044 (	<b>3</b> 4	104	2	144	40	204	3	244	£3 1	304 .	62	344	2
005	@		23	105	3	145	2	203	5	245	2	305	3	345	@@@@@@
605	2	346	32 4	106	8-	146	(2)	206	9	246	2).	306	(2)	.346	3
007	10	047 (	(1) (1)	107	2	147	(a)	207	@@	247	44	307	3	347	②
610	①	050 (	<b>3</b> 1	110	@@	150	' 41	510	2	520	<del>4</del> 3	310	43	350	2
011	(Q)	120	47	1/1	7	151	(M) (M) (M)	311	6	251	<b>②</b>	311	(2)	351	58
210	②:		27	112	3/	152	2	515	17	525	2	315	3	352	<u></u>
013	13	053 (	3	113	2	153	3	513	2	523	3;	313	(3)	353	3
014	3	057	29 1	114	30	154	2	214	15	25+	② ;	314	<b>②</b> !	354	3
015	17	055 (	2	115	2	155	3	215	3	255	3	315	3	355	@
316	18	056 (	3	116	@	156	(M)(M)(M)	216	3	2.56	(A)	316	<u> </u>	354	(§)
017	2	057 (	(a) (a) (a)	117	52	157	3	217	(M(M)(M)(M)	257		317		357	@@ <u>()</u> @@@@@
020	(1)		3	150	3	130	42	550		260	:5	350	49	= 10	(3)
150	(3) (3)	031	46	121	51	151	3	152	56	192	2	321	2	341	3
250	(3)	065	35	122	55	142	<b>3</b>	335	15	565	(3)	3 22	2	365	(3)
653	计		3	153	3	163	3	523	3	563	3	3 2 3	36	363	
624	(2)	064	33	154	35	154	<u>@</u>	224	39	264	(P) (S)	324	②	364	50
625	19	065 (	3	125	3	165	3	225	(3)	265	(3)	325	3	365	(2)
920	51	066 (	(1) (3)	150	@@@	166	3	53%	(a)(a)(a)	546	3	326	3	366	(3)
627	(3)	067	3)	127	(3)	167	@@@@@@@@	227	3	267	2	327	@	367	
030	2		34	130	37	170	(3)	530	33	270	@ !	330	@	370	
631	25	071	3   3   3	137	(1)(1)(1)	171		23 <i>i</i>	(M)(M)(M)	271	(D) (C)	33/	3	371	
032	25	072 (	②	135	(3)	172	15	532	(S)	272	(3)	332	3	372	
033	3	073	<u> </u>	133	9	175	~()()()()	533	(3) <u> </u>	273	3	333	@	373	2
03%	23		3	134	000	174	(3)	23÷	@ 3	274	3	334	3	374	읫
035	@	075	<del>+</del>	135	(3)	175	(3)	235	(3)	275	@	335	@	375	
035	(2)	076	3	136		176	3	234	69	275	②	334	2	376	@@ <del>@</del> @@@@@��@
637	(3)	077 (	<u> </u>	137	(3)	. 177	9	237	<u>(2)</u>	277	$\Theta$	337	( <del>+</del> )	377	.2)

# NOTES:

- O SYNDROME CODE BIT FAILED (SINGLE CODE BIT SET)
- (2) DOUBLE ERROR OF MULTIFIE DOUBLE ERROR (EVEN NO. OF CODE BITS SET)
- (3) MULTIPLE SINGLE ERROR (TRREE OR FIVE CODE BITS SET)
- 🕝 MULTIPLE ERROR (SEVEN CODE EITS SET) 🕠 🦠

THE SYNDROME CODES, ABOVE ARE OCTAL REPRESENTATIONS OF THE EIGHT SYNDROME CODE BITS.

